José Roberto de Souza a1c5f1510b drm/i915/tgl: Update DPLL clock reference register
This register definition changed from ICL and has now another meaning.
Use the right bits on TGL.

Signed-off-by: José Roberto de Souza <jose.souza@intel.com>
Signed-off-by: Lucas De Marchi <lucas.demarchi@intel.com>
Reviewed-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20190711173115.28296-22-lucas.demarchi@intel.com
2019-07-11 16:31:27 -07:00
..
2019-06-08 12:52:42 -07:00
2019-06-08 12:52:42 -07:00
2019-06-08 12:52:42 -07:00
2019-06-08 12:52:42 -07:00
2019-06-14 05:49:35 -10:00
2019-05-31 08:34:32 -07:00
2019-06-19 12:07:29 +02:00
2019-06-08 12:52:42 -07:00
2019-06-08 12:52:42 -07:00
2019-06-08 12:52:42 -07:00
2019-06-10 07:35:55 -10:00
2019-06-14 15:52:51 -10:00
2019-06-10 07:19:56 -10:00
2019-06-12 20:27:13 +02:00
2019-05-27 11:08:23 -04:00
2019-06-08 12:52:42 -07:00