45dd0e5531
GDSCs (Global Distributed Switch Controllers) are responsible for safely collapsing and restoring power to peripherals in the SoC. These are best modelled as power domains using genpd and given the registers are scattered throughout the clock controller register space, its best to have the support added through the clock driver. Signed-off-by: Stephen Boyd <sboyd@codeaurora.org> Signed-off-by: Rajendra Nayak <rnayak@codeaurora.org> Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
25 lines
813 B
Makefile
25 lines
813 B
Makefile
obj-$(CONFIG_COMMON_CLK_QCOM) += clk-qcom.o
|
|
|
|
clk-qcom-y += common.o
|
|
clk-qcom-y += clk-regmap.o
|
|
clk-qcom-y += clk-pll.o
|
|
clk-qcom-y += clk-rcg.o
|
|
clk-qcom-y += clk-rcg2.o
|
|
clk-qcom-y += clk-branch.o
|
|
clk-qcom-y += clk-regmap-divider.o
|
|
clk-qcom-y += clk-regmap-mux.o
|
|
clk-qcom-y += reset.o
|
|
clk-qcom-$(CONFIG_QCOM_GDSC) += gdsc.o
|
|
|
|
obj-$(CONFIG_APQ_GCC_8084) += gcc-apq8084.o
|
|
obj-$(CONFIG_APQ_MMCC_8084) += mmcc-apq8084.o
|
|
obj-$(CONFIG_IPQ_GCC_806X) += gcc-ipq806x.o
|
|
obj-$(CONFIG_IPQ_LCC_806X) += lcc-ipq806x.o
|
|
obj-$(CONFIG_MSM_GCC_8660) += gcc-msm8660.o
|
|
obj-$(CONFIG_MSM_GCC_8916) += gcc-msm8916.o
|
|
obj-$(CONFIG_MSM_GCC_8960) += gcc-msm8960.o
|
|
obj-$(CONFIG_MSM_LCC_8960) += lcc-msm8960.o
|
|
obj-$(CONFIG_MSM_GCC_8974) += gcc-msm8974.o
|
|
obj-$(CONFIG_MSM_MMCC_8960) += mmcc-msm8960.o
|
|
obj-$(CONFIG_MSM_MMCC_8974) += mmcc-msm8974.o
|