Huacai Chen 439057ec3b LoongArch: Add writecombine support for drm
LoongArch maintains cache coherency in hardware, but its WUC attribute
(Weak-ordered UnCached, which is similar to WC) is out of the scope of
cache coherency machanism. This means WUC can only used for write-only
memory regions.

Cc: Daniel Vetter <daniel@ffwll.ch>
Cc: dri-devel@lists.freedesktop.org
Reviewed-by: WANG Xuerui <git@xen0n.name>
Reviewed-by: Jiaxun Yang <jiaxun.yang@flygoat.com>
Signed-off-by: Huacai Chen <chenhuacai@loongson.cn>
2022-06-03 20:09:27 +08:00
..
2022-04-29 11:33:00 +10:00
2021-07-29 09:12:01 +02:00
2022-02-07 16:35:35 -08:00
2021-11-30 09:41:28 +01:00
2022-04-04 18:00:19 +02:00
2021-08-02 16:41:20 +02:00
2021-08-13 17:50:48 +02:00
2021-11-30 09:41:28 +01:00
2022-03-14 17:36:59 +02:00
2022-02-07 16:35:35 -08:00
2020-07-16 18:16:31 -04:00
2021-10-04 12:06:14 +02:00
2019-12-18 16:09:12 -05:00