Alexander Duyck a99955fc06 igb: when number of CPUs > 4 combine tx/rx queues to allow more queues
This patch makes it so that nics such as 82576 and newer can support more
hardware queues when there are more than 4 cpus by combining a tx/rx queue
pair onto one interrupt so that 8 queue pairs can be supported and thus
allow for more queues.

Signed-off-by: Alexander Duyck <alexander.h.duyck@intel.com>
Signed-off-by: Jeff Kirsher <jeffrey.t.kirsher@intel.com>
Signed-off-by: David S. Miller <davem@davemloft.net>
2009-11-13 20:46:50 -08:00
..
2009-11-10 20:28:49 -08:00
2009-09-22 07:17:27 -07:00
2009-10-04 15:05:10 -07:00
2009-10-04 15:05:10 -07:00
2009-10-04 15:05:10 -07:00
2009-11-10 20:30:37 -08:00
2009-10-04 15:05:10 -07:00
2009-09-24 07:21:05 -07:00
2009-10-04 15:05:10 -07:00
2009-09-23 07:39:43 -07:00
2009-08-26 20:06:52 -07:00
2009-09-24 21:22:33 +01:00
2009-10-17 23:57:24 -07:00
2009-10-04 15:05:10 -07:00
2009-09-23 22:26:32 +09:30
2009-10-04 22:53:41 +02:00
2009-10-04 15:05:10 -07:00
2009-09-23 10:07:49 -07:00