6436eb4417
The Allwinner H3 SoC contains an R_INTC that is, as far as we know, compatible with the R_INTC present in other sun8i SoCs starting with the A31. Since the R_INTC hardware is undocumented, introduce a new compatible for the R_INTC variant in this SoC, in case there turns out to be some difference. Acked-by: Maxime Ripard <mripard@kernel.org> Acked-by: Rob Herring <robh@kernel.org> Signed-off-by: Samuel Holland <samuel@sholland.org> Signed-off-by: Marc Zyngier <maz@kernel.org> Link: https://lore.kernel.org/r/20210118055040.21910-3-samuel@sholland.org
68 lines
1.6 KiB
YAML
68 lines
1.6 KiB
YAML
# SPDX-License-Identifier: GPL-2.0
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/interrupt-controller/allwinner,sun6i-a31-r-intc.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Allwinner A31 NMI/Wakeup Interrupt Controller Device Tree Bindings
|
|
|
|
maintainers:
|
|
- Chen-Yu Tsai <wens@csie.org>
|
|
- Maxime Ripard <mripard@kernel.org>
|
|
|
|
allOf:
|
|
- $ref: /schemas/interrupt-controller.yaml#
|
|
|
|
properties:
|
|
"#interrupt-cells":
|
|
const: 3
|
|
description:
|
|
The first cell is GIC_SPI (0), the second cell is the IRQ number, and
|
|
the third cell is the trigger type as defined in interrupt.txt in this
|
|
directory.
|
|
|
|
compatible:
|
|
oneOf:
|
|
- const: allwinner,sun6i-a31-r-intc
|
|
- items:
|
|
- enum:
|
|
- allwinner,sun8i-a83t-r-intc
|
|
- allwinner,sun8i-h3-r-intc
|
|
- allwinner,sun50i-a64-r-intc
|
|
- const: allwinner,sun6i-a31-r-intc
|
|
- const: allwinner,sun50i-h6-r-intc
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
interrupts:
|
|
maxItems: 1
|
|
description:
|
|
The GIC interrupt labeled as "External NMI".
|
|
|
|
interrupt-controller: true
|
|
|
|
required:
|
|
- "#interrupt-cells"
|
|
- compatible
|
|
- reg
|
|
- interrupts
|
|
- interrupt-controller
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
|
|
|
r_intc: interrupt-controller@1f00c00 {
|
|
compatible = "allwinner,sun50i-a64-r-intc",
|
|
"allwinner,sun6i-a31-r-intc";
|
|
interrupt-controller;
|
|
#interrupt-cells = <3>;
|
|
reg = <0x01f00c00 0x400>;
|
|
interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>;
|
|
};
|
|
|
|
...
|