Charlene Liu aadaeca46c drm/amd/display: remove dtbclk_ss compensation for dcn316
[why]
dcn316's dtbclk is from non_ss clock source.
no compensation required here.

Reviewed-by: Chris Park <Chris.Park@amd.com>
Acked-by: Pavle Kotarac <Pavle.Kotarac@amd.com>
Signed-off-by: Charlene Liu <Charlene.Liu@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
2022-04-13 22:23:54 -04:00
..
2022-03-28 12:41:28 -07:00
2022-03-28 12:41:28 -07:00
2022-02-25 05:50:18 +10:00
2022-03-24 16:19:43 -07:00
2022-03-04 13:41:57 +10:00
2022-03-28 12:41:28 -07:00
2022-03-28 12:41:28 -07:00
2022-02-07 16:35:35 -08:00
2022-02-25 05:50:18 +10:00
2021-08-10 20:14:01 +02:00
2022-03-25 14:57:47 -07:00
2022-03-28 12:41:28 -07:00
2022-02-25 05:50:18 +10:00
2022-02-25 05:50:18 +10:00
2022-03-28 12:41:28 -07:00
2022-03-28 12:41:28 -07:00
2022-03-28 12:41:28 -07:00
2022-03-24 16:19:43 -07:00
2022-03-28 12:41:28 -07:00
2022-02-25 05:50:18 +10:00
2022-03-28 12:41:28 -07:00
2022-03-04 13:41:57 +10:00
2022-02-25 05:50:18 +10:00
2021-10-28 14:59:38 +10:00
2022-03-15 15:01:12 -04:00
2022-03-04 13:41:57 +10:00
2022-03-28 12:41:28 -07:00
2022-03-04 13:41:57 +10:00
2022-03-28 12:41:28 -07:00
2022-03-28 12:41:28 -07:00
2022-03-28 12:41:28 -07:00
2022-03-04 13:41:57 +10:00
2022-03-24 16:19:43 -07:00
2022-02-07 16:35:35 -08:00
2022-02-25 05:50:18 +10:00
2022-03-28 12:41:28 -07:00
2021-08-10 20:14:01 +02:00
2022-03-28 14:32:39 -07:00
2021-08-02 10:19:43 +02:00
2021-08-02 10:19:43 +02:00
2022-03-24 16:19:43 -07:00
2022-02-07 16:35:35 -08:00
2021-08-02 10:19:43 +02:00
2022-02-25 05:50:18 +10:00
2021-08-02 10:19:43 +02:00
2022-02-28 14:57:14 +10:00
2022-02-25 05:50:18 +10:00
2021-11-30 09:41:28 +01:00
2021-08-02 10:19:43 +02:00
2021-10-01 15:55:47 +02:00
2021-11-30 09:41:28 +01:00
2022-04-08 09:13:38 +10:00
2022-02-07 16:35:35 -08:00
2021-08-19 09:02:55 +09:00
2022-02-25 05:50:18 +10:00
2021-08-02 10:19:43 +02:00
2021-08-10 20:14:01 +02:00
2021-08-02 10:19:43 +02:00