58cf279aca
Infrastructural changes: - In struct gpio_chip, rename the .dev node to .parent to better reflect the fact that this is not the GPIO struct device abstraction. We will add that soon so this would be totallt confusing. - It was noted that the driver .get_value() callbacks was sometimes reporting negative -ERR values to the gpiolib core, expecting them to be propagated to consumer gpiod_get_value() and gpio_get_value() calls. This was not happening, so as there was a mess of drivers returning negative errors and some returning "anything else than zero" to indicate that a line was active. As some would have bit 31 set to indicate "line active" it clashed with negative error codes. This is fixed by the largeish series clamping values in all drivers with !!value to [0,1] and then augmenting the code to propagate error codes to consumers. (Includes some ACKed patches in other subsystems.) - Add a void *data pointer to struct gpio_chip. The container_of() design pattern is indeed very nice, but we want to reform the struct gpio_chip to be a non-volative, stateless business, and keep states internal to the gpiolib to be able to hold on to the state when adding a proper userspace ABI (character device) further down the road. To achieve this, drivers need a handle at the internal state that is not dependent on their struct gpio_chip() so we add gpiochip_add_data() and gpiochip_get_data() following the pattern of many other subsystems. All the "use gpiochip data pointer" patches transforms drivers to this scheme. - The Generic GPIO chip header has been merged into the general <linux/gpio/driver.h> header, and the custom header for that removed. Instead of having a separate mm_gpio_chip struct for these generic drivers, merge that into struct gpio_chip, simplifying the code and removing the need for separate and confusing includes. Misc improvements: - Stabilize the way GPIOs are looked up from the ACPI legacy specification. - Incremental driver features for PXA, PCA953X, Lantiq (patches from the OpenWRT community), RCAR, Zynq, PL061, 104-idi-48 New drivers: - Add a GPIO chip to the ALSA SoC AC97 driver. - Add a new Broadcom NSP SoC driver (this lands in the pinctrl dir, but the branch is merged here too to account for infrastructural changes). - The sx150x driver now supports the sx1502. -----BEGIN PGP SIGNATURE----- Version: GnuPG v1 iQIcBAABAgAGBQJWmsZhAAoJEEEQszewGV1ztq0QAJ1KbNOpmf/s3INkOH4r771Z WIrNEsmwwLIAryo8gKNOM0H1zCwhRUV7hIE5jYWgD6JvjuAN6vobMlZAq21j6YpB pKgqnI5DuoND450xjb8wSwGQ5NTYp1rFXNmwCrtyTjOle6AAW+Kp2cvVWxVr77Av uJinRuuBr9GOKW/yYM1Fw/6EPjkvvhVOb+LBguRyVvq0s5Peyw7ZVeY1tjgPHJLn oSZ9dmPUjHEn91oZQbtfro3plOObcxdgJ8vo//pgEmyhMeR8XjXES+aUfErxqWOU PimrZuMMy4cxnsqWwh3Dyxo7KSWfJKfSPRwnGwc/HgbHZEoWxOZI1ezRtGKrRQtj vubxp5dUBA5z66TMsOCeJtzKVSofkvgX2Wr/Y9jKp5oy9cHdAZv9+jEHV1pr6asz Tas97MmmO77XuRI/GPDqVHx8dfa15OIz9s92+Gu64KxNzVxTo4+NdoPSNxkbCILO FKn7EmU3D0OjmN2NJ9GAURoFaj3BBUgNhaxacG9j2bieyh+euuUHRtyh2k8zXR9y 8OnY1UOrTUYF8YIq9pXZxMQRD/lqwCNHvEjtI6BqMcNx4MptfTL+FKYUkn/SgCYk QTNV6Ui+ety5D5aEpp5q0ItGsrDJ2LYSItsS+cOtMy2ieOxbQav9NWwu7eI3l5ly gwYTZjG9p9joPXLW0E3g =63rR -----END PGP SIGNATURE----- Merge tag 'gpio-v4.5-1' of git://git.kernel.org/pub/scm/linux/kernel/git/linusw/linux-gpio Pull GPIO updates from Linus Walleij: "Here is the bulk of GPIO changes for v4.5. Notably there are big refactorings mostly by myself, aimed at getting the gpio_chip into a shape that makes me believe I can proceed to preserve state for a proper userspace ABI (character device) that has already been proposed once, but resulted in the feedback that I need to go back and restructure stuff. So I've been restructuring stuff. On the way I ran into brokenness (return code from the get_value() callback) and had to fix it. Also, refactored generic GPIO to be simpler. Some of that is still waiting to trickle down from the subsystems all over the kernel that provide random gpio_chips, I've touched every single GPIO driver in the kernel now, oh man I didn't know I was responsible for so much... Apart from that we're churning along as usual. I took some effort to test and retest so it should merge nicely and we shook out a couple of bugs in -next. Infrastructural changes: - In struct gpio_chip, rename the .dev node to .parent to better reflect the fact that this is not the GPIO struct device abstraction. We will add that soon so this would be totallt confusing. - It was noted that the driver .get_value() callbacks was sometimes reporting negative -ERR values to the gpiolib core, expecting them to be propagated to consumer gpiod_get_value() and gpio_get_value() calls. This was not happening, so as there was a mess of drivers returning negative errors and some returning "anything else than zero" to indicate that a line was active. As some would have bit 31 set to indicate "line active" it clashed with negative error codes. This is fixed by the largeish series clamping values in all drivers with !!value to [0,1] and then augmenting the code to propagate error codes to consumers. (Includes some ACKed patches in other subsystems.) - Add a void *data pointer to struct gpio_chip. The container_of() design pattern is indeed very nice, but we want to reform the struct gpio_chip to be a non-volative, stateless business, and keep states internal to the gpiolib to be able to hold on to the state when adding a proper userspace ABI (character device) further down the road. To achieve this, drivers need a handle at the internal state that is not dependent on their struct gpio_chip() so we add gpiochip_add_data() and gpiochip_get_data() following the pattern of many other subsystems. All the "use gpiochip data pointer" patches transforms drivers to this scheme. - The Generic GPIO chip header has been merged into the general <linux/gpio/driver.h> header, and the custom header for that removed. Instead of having a separate mm_gpio_chip struct for these generic drivers, merge that into struct gpio_chip, simplifying the code and removing the need for separate and confusing includes. Misc improvements: - Stabilize the way GPIOs are looked up from the ACPI legacy specification. - Incremental driver features for PXA, PCA953X, Lantiq (patches from the OpenWRT community), RCAR, Zynq, PL061, 104-idi-48 New drivers: - Add a GPIO chip to the ALSA SoC AC97 driver. - Add a new Broadcom NSP SoC driver (this lands in the pinctrl dir, but the branch is merged here too to account for infrastructural changes). - The sx150x driver now supports the sx1502" * tag 'gpio-v4.5-1' of git://git.kernel.org/pub/scm/linux/kernel/git/linusw/linux-gpio: (220 commits) gpio: generic: make bgpio_pdata always visible gpiolib: fix chip order in gpio list gpio: mpc8xxx: Do not use gpiochip_get_data() in mpc8xxx_gpio_save_regs() gpio: mm-lantiq: Do not use gpiochip_get_data() in ltq_mm_save_regs() gpio: brcmstb: Allow building driver for BMIPS_GENERIC gpio: brcmstb: Set endian flags for big-endian MIPS gpio: moxart: fix build regression gpio: xilinx: Do not use gpiochip_get_data() in xgpio_save_regs() leds: pca9532: use gpiochip data pointer leds: tca6507: use gpiochip data pointer hid: cp2112: use gpiochip data pointer bcma: gpio: use gpiochip data pointer avr32: gpio: use gpiochip data pointer video: fbdev: via: use gpiochip data pointer gpio: pch: Optimize pch_gpio_get() Revert "pinctrl: lantiq: Implement gpio_chip.to_irq" pinctrl: nsp-gpio: use gpiochip data pointer pinctrl: vt8500-wmt: use gpiochip data pointer pinctrl: exynos5440: use gpiochip data pointer pinctrl: at91-pio4: use gpiochip data pointer ...
890 lines
21 KiB
C
890 lines
21 KiB
C
/*
|
|
* Copyright (c) 2015, Sony Mobile Communications AB.
|
|
* Copyright (c) 2013, The Linux Foundation. All rights reserved.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 and
|
|
* only version 2 as published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
#include <linux/module.h>
|
|
#include <linux/platform_device.h>
|
|
#include <linux/pinctrl/pinctrl.h>
|
|
#include <linux/pinctrl/pinmux.h>
|
|
#include <linux/pinctrl/pinconf.h>
|
|
#include <linux/pinctrl/pinconf-generic.h>
|
|
#include <linux/slab.h>
|
|
#include <linux/regmap.h>
|
|
#include <linux/gpio.h>
|
|
#include <linux/interrupt.h>
|
|
#include <linux/of_device.h>
|
|
#include <linux/of_irq.h>
|
|
|
|
#include <dt-bindings/pinctrl/qcom,pmic-mpp.h>
|
|
|
|
#include "../core.h"
|
|
#include "../pinctrl-utils.h"
|
|
|
|
/* MPP registers */
|
|
#define SSBI_REG_ADDR_MPP_BASE 0x50
|
|
#define SSBI_REG_ADDR_MPP(n) (SSBI_REG_ADDR_MPP_BASE + n)
|
|
|
|
/* MPP Type: type */
|
|
#define PM8XXX_MPP_TYPE_D_INPUT 0
|
|
#define PM8XXX_MPP_TYPE_D_OUTPUT 1
|
|
#define PM8XXX_MPP_TYPE_D_BI_DIR 2
|
|
#define PM8XXX_MPP_TYPE_A_INPUT 3
|
|
#define PM8XXX_MPP_TYPE_A_OUTPUT 4
|
|
#define PM8XXX_MPP_TYPE_SINK 5
|
|
#define PM8XXX_MPP_TYPE_DTEST_SINK 6
|
|
#define PM8XXX_MPP_TYPE_DTEST_OUTPUT 7
|
|
|
|
/* Digital Input: control */
|
|
#define PM8XXX_MPP_DIN_TO_INT 0
|
|
#define PM8XXX_MPP_DIN_TO_DBUS1 1
|
|
#define PM8XXX_MPP_DIN_TO_DBUS2 2
|
|
#define PM8XXX_MPP_DIN_TO_DBUS3 3
|
|
|
|
/* Digital Output: control */
|
|
#define PM8XXX_MPP_DOUT_CTRL_LOW 0
|
|
#define PM8XXX_MPP_DOUT_CTRL_HIGH 1
|
|
#define PM8XXX_MPP_DOUT_CTRL_MPP 2
|
|
#define PM8XXX_MPP_DOUT_CTRL_INV_MPP 3
|
|
|
|
/* Bidirectional: control */
|
|
#define PM8XXX_MPP_BI_PULLUP_1KOHM 0
|
|
#define PM8XXX_MPP_BI_PULLUP_OPEN 1
|
|
#define PM8XXX_MPP_BI_PULLUP_10KOHM 2
|
|
#define PM8XXX_MPP_BI_PULLUP_30KOHM 3
|
|
|
|
/* Analog Output: control */
|
|
#define PM8XXX_MPP_AOUT_CTRL_DISABLE 0
|
|
#define PM8XXX_MPP_AOUT_CTRL_ENABLE 1
|
|
#define PM8XXX_MPP_AOUT_CTRL_MPP_HIGH_EN 2
|
|
#define PM8XXX_MPP_AOUT_CTRL_MPP_LOW_EN 3
|
|
|
|
/* Current Sink: control */
|
|
#define PM8XXX_MPP_CS_CTRL_DISABLE 0
|
|
#define PM8XXX_MPP_CS_CTRL_ENABLE 1
|
|
#define PM8XXX_MPP_CS_CTRL_MPP_HIGH_EN 2
|
|
#define PM8XXX_MPP_CS_CTRL_MPP_LOW_EN 3
|
|
|
|
/* DTEST Current Sink: control */
|
|
#define PM8XXX_MPP_DTEST_CS_CTRL_EN1 0
|
|
#define PM8XXX_MPP_DTEST_CS_CTRL_EN2 1
|
|
#define PM8XXX_MPP_DTEST_CS_CTRL_EN3 2
|
|
#define PM8XXX_MPP_DTEST_CS_CTRL_EN4 3
|
|
|
|
/* DTEST Digital Output: control */
|
|
#define PM8XXX_MPP_DTEST_DBUS1 0
|
|
#define PM8XXX_MPP_DTEST_DBUS2 1
|
|
#define PM8XXX_MPP_DTEST_DBUS3 2
|
|
#define PM8XXX_MPP_DTEST_DBUS4 3
|
|
|
|
/* custom pinconf parameters */
|
|
#define PM8XXX_CONFIG_AMUX (PIN_CONFIG_END + 1)
|
|
#define PM8XXX_CONFIG_DTEST_SELECTOR (PIN_CONFIG_END + 2)
|
|
#define PM8XXX_CONFIG_ALEVEL (PIN_CONFIG_END + 3)
|
|
#define PM8XXX_CONFIG_PAIRED (PIN_CONFIG_END + 4)
|
|
|
|
/**
|
|
* struct pm8xxx_pin_data - dynamic configuration for a pin
|
|
* @reg: address of the control register
|
|
* @irq: IRQ from the PMIC interrupt controller
|
|
* @mode: operating mode for the pin (digital, analog or current sink)
|
|
* @input: pin is input
|
|
* @output: pin is output
|
|
* @high_z: pin is floating
|
|
* @paired: mpp operates in paired mode
|
|
* @output_value: logical output value of the mpp
|
|
* @power_source: selected power source
|
|
* @dtest: DTEST route selector
|
|
* @amux: input muxing in analog mode
|
|
* @aout_level: selector of the output in analog mode
|
|
* @drive_strength: drive strength of the current sink
|
|
* @pullup: pull up value, when in digital bidirectional mode
|
|
*/
|
|
struct pm8xxx_pin_data {
|
|
unsigned reg;
|
|
int irq;
|
|
|
|
u8 mode;
|
|
|
|
bool input;
|
|
bool output;
|
|
bool high_z;
|
|
bool paired;
|
|
bool output_value;
|
|
|
|
u8 power_source;
|
|
u8 dtest;
|
|
u8 amux;
|
|
u8 aout_level;
|
|
u8 drive_strength;
|
|
unsigned pullup;
|
|
};
|
|
|
|
struct pm8xxx_mpp {
|
|
struct device *dev;
|
|
struct regmap *regmap;
|
|
struct pinctrl_dev *pctrl;
|
|
struct gpio_chip chip;
|
|
|
|
struct pinctrl_desc desc;
|
|
unsigned npins;
|
|
};
|
|
|
|
static const struct pinconf_generic_params pm8xxx_mpp_bindings[] = {
|
|
{"qcom,amux-route", PM8XXX_CONFIG_AMUX, 0},
|
|
{"qcom,analog-level", PM8XXX_CONFIG_ALEVEL, 0},
|
|
{"qcom,dtest", PM8XXX_CONFIG_DTEST_SELECTOR, 0},
|
|
{"qcom,paired", PM8XXX_CONFIG_PAIRED, 0},
|
|
};
|
|
|
|
#ifdef CONFIG_DEBUG_FS
|
|
static const struct pin_config_item pm8xxx_conf_items[] = {
|
|
PCONFDUMP(PM8XXX_CONFIG_AMUX, "analog mux", NULL, true),
|
|
PCONFDUMP(PM8XXX_CONFIG_ALEVEL, "analog level", NULL, true),
|
|
PCONFDUMP(PM8XXX_CONFIG_DTEST_SELECTOR, "dtest", NULL, true),
|
|
PCONFDUMP(PM8XXX_CONFIG_PAIRED, "paired", NULL, false),
|
|
};
|
|
#endif
|
|
|
|
#define PM8XXX_MAX_MPPS 12
|
|
static const char * const pm8xxx_groups[PM8XXX_MAX_MPPS] = {
|
|
"mpp1", "mpp2", "mpp3", "mpp4", "mpp5", "mpp6", "mpp7", "mpp8",
|
|
"mpp9", "mpp10", "mpp11", "mpp12",
|
|
};
|
|
|
|
#define PM8XXX_MPP_DIGITAL 0
|
|
#define PM8XXX_MPP_ANALOG 1
|
|
#define PM8XXX_MPP_SINK 2
|
|
|
|
static const char * const pm8xxx_mpp_functions[] = {
|
|
"digital", "analog", "sink",
|
|
};
|
|
|
|
static int pm8xxx_mpp_update(struct pm8xxx_mpp *pctrl,
|
|
struct pm8xxx_pin_data *pin)
|
|
{
|
|
unsigned level;
|
|
unsigned ctrl;
|
|
unsigned type;
|
|
int ret;
|
|
u8 val;
|
|
|
|
switch (pin->mode) {
|
|
case PM8XXX_MPP_DIGITAL:
|
|
if (pin->dtest) {
|
|
type = PM8XXX_MPP_TYPE_DTEST_OUTPUT;
|
|
ctrl = pin->dtest - 1;
|
|
} else if (pin->input && pin->output) {
|
|
type = PM8XXX_MPP_TYPE_D_BI_DIR;
|
|
if (pin->high_z)
|
|
ctrl = PM8XXX_MPP_BI_PULLUP_OPEN;
|
|
else if (pin->pullup == 600)
|
|
ctrl = PM8XXX_MPP_BI_PULLUP_1KOHM;
|
|
else if (pin->pullup == 10000)
|
|
ctrl = PM8XXX_MPP_BI_PULLUP_10KOHM;
|
|
else
|
|
ctrl = PM8XXX_MPP_BI_PULLUP_30KOHM;
|
|
} else if (pin->input) {
|
|
type = PM8XXX_MPP_TYPE_D_INPUT;
|
|
if (pin->dtest)
|
|
ctrl = pin->dtest;
|
|
else
|
|
ctrl = PM8XXX_MPP_DIN_TO_INT;
|
|
} else {
|
|
type = PM8XXX_MPP_TYPE_D_OUTPUT;
|
|
ctrl = !!pin->output_value;
|
|
if (pin->paired)
|
|
ctrl |= BIT(1);
|
|
}
|
|
|
|
level = pin->power_source;
|
|
break;
|
|
case PM8XXX_MPP_ANALOG:
|
|
if (pin->output) {
|
|
type = PM8XXX_MPP_TYPE_A_OUTPUT;
|
|
level = pin->aout_level;
|
|
ctrl = pin->output_value;
|
|
if (pin->paired)
|
|
ctrl |= BIT(1);
|
|
} else {
|
|
type = PM8XXX_MPP_TYPE_A_INPUT;
|
|
level = pin->amux;
|
|
ctrl = 0;
|
|
}
|
|
break;
|
|
case PM8XXX_MPP_SINK:
|
|
level = (pin->drive_strength / 5) - 1;
|
|
if (pin->dtest) {
|
|
type = PM8XXX_MPP_TYPE_DTEST_SINK;
|
|
ctrl = pin->dtest - 1;
|
|
} else {
|
|
type = PM8XXX_MPP_TYPE_SINK;
|
|
ctrl = pin->output_value;
|
|
if (pin->paired)
|
|
ctrl |= BIT(1);
|
|
}
|
|
break;
|
|
default:
|
|
return -EINVAL;
|
|
}
|
|
|
|
val = type << 5 | level << 2 | ctrl;
|
|
ret = regmap_write(pctrl->regmap, pin->reg, val);
|
|
if (ret)
|
|
dev_err(pctrl->dev, "failed to write register\n");
|
|
|
|
return ret;
|
|
}
|
|
|
|
static int pm8xxx_get_groups_count(struct pinctrl_dev *pctldev)
|
|
{
|
|
struct pm8xxx_mpp *pctrl = pinctrl_dev_get_drvdata(pctldev);
|
|
|
|
return pctrl->npins;
|
|
}
|
|
|
|
static const char *pm8xxx_get_group_name(struct pinctrl_dev *pctldev,
|
|
unsigned group)
|
|
{
|
|
return pm8xxx_groups[group];
|
|
}
|
|
|
|
|
|
static int pm8xxx_get_group_pins(struct pinctrl_dev *pctldev,
|
|
unsigned group,
|
|
const unsigned **pins,
|
|
unsigned *num_pins)
|
|
{
|
|
struct pm8xxx_mpp *pctrl = pinctrl_dev_get_drvdata(pctldev);
|
|
|
|
*pins = &pctrl->desc.pins[group].number;
|
|
*num_pins = 1;
|
|
|
|
return 0;
|
|
}
|
|
|
|
static const struct pinctrl_ops pm8xxx_pinctrl_ops = {
|
|
.get_groups_count = pm8xxx_get_groups_count,
|
|
.get_group_name = pm8xxx_get_group_name,
|
|
.get_group_pins = pm8xxx_get_group_pins,
|
|
.dt_node_to_map = pinconf_generic_dt_node_to_map_group,
|
|
.dt_free_map = pinctrl_utils_dt_free_map,
|
|
};
|
|
|
|
static int pm8xxx_get_functions_count(struct pinctrl_dev *pctldev)
|
|
{
|
|
return ARRAY_SIZE(pm8xxx_mpp_functions);
|
|
}
|
|
|
|
static const char *pm8xxx_get_function_name(struct pinctrl_dev *pctldev,
|
|
unsigned function)
|
|
{
|
|
return pm8xxx_mpp_functions[function];
|
|
}
|
|
|
|
static int pm8xxx_get_function_groups(struct pinctrl_dev *pctldev,
|
|
unsigned function,
|
|
const char * const **groups,
|
|
unsigned * const num_groups)
|
|
{
|
|
struct pm8xxx_mpp *pctrl = pinctrl_dev_get_drvdata(pctldev);
|
|
|
|
*groups = pm8xxx_groups;
|
|
*num_groups = pctrl->npins;
|
|
return 0;
|
|
}
|
|
|
|
static int pm8xxx_pinmux_set_mux(struct pinctrl_dev *pctldev,
|
|
unsigned function,
|
|
unsigned group)
|
|
{
|
|
struct pm8xxx_mpp *pctrl = pinctrl_dev_get_drvdata(pctldev);
|
|
struct pm8xxx_pin_data *pin = pctrl->desc.pins[group].drv_data;
|
|
|
|
pin->mode = function;
|
|
pm8xxx_mpp_update(pctrl, pin);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static const struct pinmux_ops pm8xxx_pinmux_ops = {
|
|
.get_functions_count = pm8xxx_get_functions_count,
|
|
.get_function_name = pm8xxx_get_function_name,
|
|
.get_function_groups = pm8xxx_get_function_groups,
|
|
.set_mux = pm8xxx_pinmux_set_mux,
|
|
};
|
|
|
|
static int pm8xxx_pin_config_get(struct pinctrl_dev *pctldev,
|
|
unsigned int offset,
|
|
unsigned long *config)
|
|
{
|
|
struct pm8xxx_mpp *pctrl = pinctrl_dev_get_drvdata(pctldev);
|
|
struct pm8xxx_pin_data *pin = pctrl->desc.pins[offset].drv_data;
|
|
unsigned param = pinconf_to_config_param(*config);
|
|
unsigned arg;
|
|
|
|
switch (param) {
|
|
case PIN_CONFIG_BIAS_PULL_UP:
|
|
arg = pin->pullup;
|
|
break;
|
|
case PIN_CONFIG_BIAS_HIGH_IMPEDANCE:
|
|
arg = pin->high_z;
|
|
break;
|
|
case PIN_CONFIG_INPUT_ENABLE:
|
|
arg = pin->input;
|
|
break;
|
|
case PIN_CONFIG_OUTPUT:
|
|
arg = pin->output_value;
|
|
break;
|
|
case PIN_CONFIG_POWER_SOURCE:
|
|
arg = pin->power_source;
|
|
break;
|
|
case PIN_CONFIG_DRIVE_STRENGTH:
|
|
arg = pin->drive_strength;
|
|
break;
|
|
case PM8XXX_CONFIG_DTEST_SELECTOR:
|
|
arg = pin->dtest;
|
|
break;
|
|
case PM8XXX_CONFIG_AMUX:
|
|
arg = pin->amux;
|
|
break;
|
|
case PM8XXX_CONFIG_ALEVEL:
|
|
arg = pin->aout_level;
|
|
break;
|
|
case PM8XXX_CONFIG_PAIRED:
|
|
arg = pin->paired;
|
|
break;
|
|
default:
|
|
return -EINVAL;
|
|
}
|
|
|
|
*config = pinconf_to_config_packed(param, arg);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int pm8xxx_pin_config_set(struct pinctrl_dev *pctldev,
|
|
unsigned int offset,
|
|
unsigned long *configs,
|
|
unsigned num_configs)
|
|
{
|
|
struct pm8xxx_mpp *pctrl = pinctrl_dev_get_drvdata(pctldev);
|
|
struct pm8xxx_pin_data *pin = pctrl->desc.pins[offset].drv_data;
|
|
unsigned param;
|
|
unsigned arg;
|
|
unsigned i;
|
|
|
|
for (i = 0; i < num_configs; i++) {
|
|
param = pinconf_to_config_param(configs[i]);
|
|
arg = pinconf_to_config_argument(configs[i]);
|
|
|
|
switch (param) {
|
|
case PIN_CONFIG_BIAS_PULL_UP:
|
|
pin->pullup = arg;
|
|
break;
|
|
case PIN_CONFIG_BIAS_HIGH_IMPEDANCE:
|
|
pin->high_z = true;
|
|
break;
|
|
case PIN_CONFIG_INPUT_ENABLE:
|
|
pin->input = true;
|
|
break;
|
|
case PIN_CONFIG_OUTPUT:
|
|
pin->output = true;
|
|
pin->output_value = !!arg;
|
|
break;
|
|
case PIN_CONFIG_POWER_SOURCE:
|
|
pin->power_source = arg;
|
|
break;
|
|
case PIN_CONFIG_DRIVE_STRENGTH:
|
|
pin->drive_strength = arg;
|
|
break;
|
|
case PM8XXX_CONFIG_DTEST_SELECTOR:
|
|
pin->dtest = arg;
|
|
break;
|
|
case PM8XXX_CONFIG_AMUX:
|
|
pin->amux = arg;
|
|
break;
|
|
case PM8XXX_CONFIG_ALEVEL:
|
|
pin->aout_level = arg;
|
|
break;
|
|
case PM8XXX_CONFIG_PAIRED:
|
|
pin->paired = !!arg;
|
|
break;
|
|
default:
|
|
dev_err(pctrl->dev,
|
|
"unsupported config parameter: %x\n",
|
|
param);
|
|
return -EINVAL;
|
|
}
|
|
}
|
|
|
|
pm8xxx_mpp_update(pctrl, pin);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static const struct pinconf_ops pm8xxx_pinconf_ops = {
|
|
.is_generic = true,
|
|
.pin_config_group_get = pm8xxx_pin_config_get,
|
|
.pin_config_group_set = pm8xxx_pin_config_set,
|
|
};
|
|
|
|
static struct pinctrl_desc pm8xxx_pinctrl_desc = {
|
|
.name = "pm8xxx_mpp",
|
|
.pctlops = &pm8xxx_pinctrl_ops,
|
|
.pmxops = &pm8xxx_pinmux_ops,
|
|
.confops = &pm8xxx_pinconf_ops,
|
|
.owner = THIS_MODULE,
|
|
};
|
|
|
|
static int pm8xxx_mpp_direction_input(struct gpio_chip *chip,
|
|
unsigned offset)
|
|
{
|
|
struct pm8xxx_mpp *pctrl = gpiochip_get_data(chip);
|
|
struct pm8xxx_pin_data *pin = pctrl->desc.pins[offset].drv_data;
|
|
|
|
switch (pin->mode) {
|
|
case PM8XXX_MPP_DIGITAL:
|
|
pin->input = true;
|
|
break;
|
|
case PM8XXX_MPP_ANALOG:
|
|
pin->input = true;
|
|
pin->output = true;
|
|
break;
|
|
case PM8XXX_MPP_SINK:
|
|
return -EINVAL;
|
|
}
|
|
|
|
pm8xxx_mpp_update(pctrl, pin);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int pm8xxx_mpp_direction_output(struct gpio_chip *chip,
|
|
unsigned offset,
|
|
int value)
|
|
{
|
|
struct pm8xxx_mpp *pctrl = gpiochip_get_data(chip);
|
|
struct pm8xxx_pin_data *pin = pctrl->desc.pins[offset].drv_data;
|
|
|
|
switch (pin->mode) {
|
|
case PM8XXX_MPP_DIGITAL:
|
|
pin->output = true;
|
|
break;
|
|
case PM8XXX_MPP_ANALOG:
|
|
pin->input = false;
|
|
pin->output = true;
|
|
break;
|
|
case PM8XXX_MPP_SINK:
|
|
pin->input = false;
|
|
pin->output = true;
|
|
break;
|
|
}
|
|
|
|
pm8xxx_mpp_update(pctrl, pin);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int pm8xxx_mpp_get(struct gpio_chip *chip, unsigned offset)
|
|
{
|
|
struct pm8xxx_mpp *pctrl = gpiochip_get_data(chip);
|
|
struct pm8xxx_pin_data *pin = pctrl->desc.pins[offset].drv_data;
|
|
bool state;
|
|
int ret;
|
|
|
|
if (!pin->input)
|
|
return !!pin->output_value;
|
|
|
|
ret = irq_get_irqchip_state(pin->irq, IRQCHIP_STATE_LINE_LEVEL, &state);
|
|
if (!ret)
|
|
ret = !!state;
|
|
|
|
return ret;
|
|
}
|
|
|
|
static void pm8xxx_mpp_set(struct gpio_chip *chip, unsigned offset, int value)
|
|
{
|
|
struct pm8xxx_mpp *pctrl = gpiochip_get_data(chip);
|
|
struct pm8xxx_pin_data *pin = pctrl->desc.pins[offset].drv_data;
|
|
|
|
pin->output_value = !!value;
|
|
|
|
pm8xxx_mpp_update(pctrl, pin);
|
|
}
|
|
|
|
static int pm8xxx_mpp_of_xlate(struct gpio_chip *chip,
|
|
const struct of_phandle_args *gpio_desc,
|
|
u32 *flags)
|
|
{
|
|
if (chip->of_gpio_n_cells < 2)
|
|
return -EINVAL;
|
|
|
|
if (flags)
|
|
*flags = gpio_desc->args[1];
|
|
|
|
return gpio_desc->args[0] - 1;
|
|
}
|
|
|
|
|
|
static int pm8xxx_mpp_to_irq(struct gpio_chip *chip, unsigned offset)
|
|
{
|
|
struct pm8xxx_mpp *pctrl = gpiochip_get_data(chip);
|
|
struct pm8xxx_pin_data *pin = pctrl->desc.pins[offset].drv_data;
|
|
|
|
return pin->irq;
|
|
}
|
|
|
|
#ifdef CONFIG_DEBUG_FS
|
|
#include <linux/seq_file.h>
|
|
|
|
static void pm8xxx_mpp_dbg_show_one(struct seq_file *s,
|
|
struct pinctrl_dev *pctldev,
|
|
struct gpio_chip *chip,
|
|
unsigned offset,
|
|
unsigned gpio)
|
|
{
|
|
struct pm8xxx_mpp *pctrl = gpiochip_get_data(chip);
|
|
struct pm8xxx_pin_data *pin = pctrl->desc.pins[offset].drv_data;
|
|
|
|
static const char * const aout_lvls[] = {
|
|
"1v25", "1v25_2", "0v625", "0v3125", "mpp", "abus1", "abus2",
|
|
"abus3"
|
|
};
|
|
|
|
static const char * const amuxs[] = {
|
|
"amux5", "amux6", "amux7", "amux8", "amux9", "abus1", "abus2",
|
|
"abus3",
|
|
};
|
|
|
|
seq_printf(s, " mpp%-2d:", offset + 1);
|
|
|
|
switch (pin->mode) {
|
|
case PM8XXX_MPP_DIGITAL:
|
|
seq_puts(s, " digital ");
|
|
if (pin->dtest) {
|
|
seq_printf(s, "dtest%d\n", pin->dtest);
|
|
} else if (pin->input && pin->output) {
|
|
if (pin->high_z)
|
|
seq_puts(s, "bi-dir high-z");
|
|
else
|
|
seq_printf(s, "bi-dir %dOhm", pin->pullup);
|
|
} else if (pin->input) {
|
|
if (pin->dtest)
|
|
seq_printf(s, "in dtest%d", pin->dtest);
|
|
else
|
|
seq_puts(s, "in gpio");
|
|
} else if (pin->output) {
|
|
seq_puts(s, "out ");
|
|
|
|
if (!pin->paired) {
|
|
seq_puts(s, pin->output_value ?
|
|
"high" : "low");
|
|
} else {
|
|
seq_puts(s, pin->output_value ?
|
|
"inverted" : "follow");
|
|
}
|
|
}
|
|
break;
|
|
case PM8XXX_MPP_ANALOG:
|
|
seq_puts(s, " analog ");
|
|
if (pin->output) {
|
|
seq_printf(s, "out %s ", aout_lvls[pin->aout_level]);
|
|
if (!pin->paired) {
|
|
seq_puts(s, pin->output_value ?
|
|
"high" : "low");
|
|
} else {
|
|
seq_puts(s, pin->output_value ?
|
|
"inverted" : "follow");
|
|
}
|
|
} else {
|
|
seq_printf(s, "input mux %s", amuxs[pin->amux]);
|
|
}
|
|
break;
|
|
case PM8XXX_MPP_SINK:
|
|
seq_printf(s, " sink %dmA ", pin->drive_strength);
|
|
if (pin->dtest) {
|
|
seq_printf(s, "dtest%d", pin->dtest);
|
|
} else {
|
|
if (!pin->paired) {
|
|
seq_puts(s, pin->output_value ?
|
|
"high" : "low");
|
|
} else {
|
|
seq_puts(s, pin->output_value ?
|
|
"inverted" : "follow");
|
|
}
|
|
}
|
|
break;
|
|
}
|
|
|
|
}
|
|
|
|
static void pm8xxx_mpp_dbg_show(struct seq_file *s, struct gpio_chip *chip)
|
|
{
|
|
unsigned gpio = chip->base;
|
|
unsigned i;
|
|
|
|
for (i = 0; i < chip->ngpio; i++, gpio++) {
|
|
pm8xxx_mpp_dbg_show_one(s, NULL, chip, i, gpio);
|
|
seq_puts(s, "\n");
|
|
}
|
|
}
|
|
|
|
#else
|
|
#define pm8xxx_mpp_dbg_show NULL
|
|
#endif
|
|
|
|
static struct gpio_chip pm8xxx_mpp_template = {
|
|
.direction_input = pm8xxx_mpp_direction_input,
|
|
.direction_output = pm8xxx_mpp_direction_output,
|
|
.get = pm8xxx_mpp_get,
|
|
.set = pm8xxx_mpp_set,
|
|
.of_xlate = pm8xxx_mpp_of_xlate,
|
|
.to_irq = pm8xxx_mpp_to_irq,
|
|
.dbg_show = pm8xxx_mpp_dbg_show,
|
|
.owner = THIS_MODULE,
|
|
};
|
|
|
|
static int pm8xxx_pin_populate(struct pm8xxx_mpp *pctrl,
|
|
struct pm8xxx_pin_data *pin)
|
|
{
|
|
unsigned int val;
|
|
unsigned level;
|
|
unsigned ctrl;
|
|
unsigned type;
|
|
int ret;
|
|
|
|
ret = regmap_read(pctrl->regmap, pin->reg, &val);
|
|
if (ret) {
|
|
dev_err(pctrl->dev, "failed to read register\n");
|
|
return ret;
|
|
}
|
|
|
|
type = (val >> 5) & 7;
|
|
level = (val >> 2) & 7;
|
|
ctrl = (val) & 3;
|
|
|
|
switch (type) {
|
|
case PM8XXX_MPP_TYPE_D_INPUT:
|
|
pin->mode = PM8XXX_MPP_DIGITAL;
|
|
pin->input = true;
|
|
pin->power_source = level;
|
|
pin->dtest = ctrl;
|
|
break;
|
|
case PM8XXX_MPP_TYPE_D_OUTPUT:
|
|
pin->mode = PM8XXX_MPP_DIGITAL;
|
|
pin->output = true;
|
|
pin->power_source = level;
|
|
pin->output_value = !!(ctrl & BIT(0));
|
|
pin->paired = !!(ctrl & BIT(1));
|
|
break;
|
|
case PM8XXX_MPP_TYPE_D_BI_DIR:
|
|
pin->mode = PM8XXX_MPP_DIGITAL;
|
|
pin->input = true;
|
|
pin->output = true;
|
|
pin->power_source = level;
|
|
switch (ctrl) {
|
|
case PM8XXX_MPP_BI_PULLUP_1KOHM:
|
|
pin->pullup = 600;
|
|
break;
|
|
case PM8XXX_MPP_BI_PULLUP_OPEN:
|
|
pin->high_z = true;
|
|
break;
|
|
case PM8XXX_MPP_BI_PULLUP_10KOHM:
|
|
pin->pullup = 10000;
|
|
break;
|
|
case PM8XXX_MPP_BI_PULLUP_30KOHM:
|
|
pin->pullup = 30000;
|
|
break;
|
|
}
|
|
break;
|
|
case PM8XXX_MPP_TYPE_A_INPUT:
|
|
pin->mode = PM8XXX_MPP_ANALOG;
|
|
pin->input = true;
|
|
pin->amux = level;
|
|
break;
|
|
case PM8XXX_MPP_TYPE_A_OUTPUT:
|
|
pin->mode = PM8XXX_MPP_ANALOG;
|
|
pin->output = true;
|
|
pin->aout_level = level;
|
|
pin->output_value = !!(ctrl & BIT(0));
|
|
pin->paired = !!(ctrl & BIT(1));
|
|
break;
|
|
case PM8XXX_MPP_TYPE_SINK:
|
|
pin->mode = PM8XXX_MPP_SINK;
|
|
pin->drive_strength = 5 * (level + 1);
|
|
pin->output_value = !!(ctrl & BIT(0));
|
|
pin->paired = !!(ctrl & BIT(1));
|
|
break;
|
|
case PM8XXX_MPP_TYPE_DTEST_SINK:
|
|
pin->mode = PM8XXX_MPP_SINK;
|
|
pin->dtest = ctrl + 1;
|
|
pin->drive_strength = 5 * (level + 1);
|
|
break;
|
|
case PM8XXX_MPP_TYPE_DTEST_OUTPUT:
|
|
pin->mode = PM8XXX_MPP_DIGITAL;
|
|
pin->power_source = level;
|
|
if (ctrl >= 1)
|
|
pin->dtest = ctrl;
|
|
break;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static const struct of_device_id pm8xxx_mpp_of_match[] = {
|
|
{ .compatible = "qcom,pm8018-mpp" },
|
|
{ .compatible = "qcom,pm8038-mpp" },
|
|
{ .compatible = "qcom,pm8917-mpp" },
|
|
{ .compatible = "qcom,pm8821-mpp" },
|
|
{ .compatible = "qcom,pm8921-mpp" },
|
|
{ .compatible = "qcom,ssbi-mpp" },
|
|
{ },
|
|
};
|
|
MODULE_DEVICE_TABLE(of, pm8xxx_mpp_of_match);
|
|
|
|
static int pm8xxx_mpp_probe(struct platform_device *pdev)
|
|
{
|
|
struct pm8xxx_pin_data *pin_data;
|
|
struct pinctrl_pin_desc *pins;
|
|
struct pm8xxx_mpp *pctrl;
|
|
int ret;
|
|
int i, npins;
|
|
|
|
pctrl = devm_kzalloc(&pdev->dev, sizeof(*pctrl), GFP_KERNEL);
|
|
if (!pctrl)
|
|
return -ENOMEM;
|
|
|
|
pctrl->dev = &pdev->dev;
|
|
npins = platform_irq_count(pdev);
|
|
if (!npins)
|
|
return -EINVAL;
|
|
if (npins < 0)
|
|
return npins;
|
|
pctrl->npins = npins;
|
|
|
|
pctrl->regmap = dev_get_regmap(pdev->dev.parent, NULL);
|
|
if (!pctrl->regmap) {
|
|
dev_err(&pdev->dev, "parent regmap unavailable\n");
|
|
return -ENXIO;
|
|
}
|
|
|
|
pctrl->desc = pm8xxx_pinctrl_desc;
|
|
pctrl->desc.npins = pctrl->npins;
|
|
|
|
pins = devm_kcalloc(&pdev->dev,
|
|
pctrl->desc.npins,
|
|
sizeof(struct pinctrl_pin_desc),
|
|
GFP_KERNEL);
|
|
if (!pins)
|
|
return -ENOMEM;
|
|
|
|
pin_data = devm_kcalloc(&pdev->dev,
|
|
pctrl->desc.npins,
|
|
sizeof(struct pm8xxx_pin_data),
|
|
GFP_KERNEL);
|
|
if (!pin_data)
|
|
return -ENOMEM;
|
|
|
|
for (i = 0; i < pctrl->desc.npins; i++) {
|
|
pin_data[i].reg = SSBI_REG_ADDR_MPP(i);
|
|
pin_data[i].irq = platform_get_irq(pdev, i);
|
|
if (pin_data[i].irq < 0) {
|
|
dev_err(&pdev->dev,
|
|
"missing interrupts for pin %d\n", i);
|
|
return pin_data[i].irq;
|
|
}
|
|
|
|
ret = pm8xxx_pin_populate(pctrl, &pin_data[i]);
|
|
if (ret)
|
|
return ret;
|
|
|
|
pins[i].number = i;
|
|
pins[i].name = pm8xxx_groups[i];
|
|
pins[i].drv_data = &pin_data[i];
|
|
}
|
|
pctrl->desc.pins = pins;
|
|
|
|
pctrl->desc.num_custom_params = ARRAY_SIZE(pm8xxx_mpp_bindings);
|
|
pctrl->desc.custom_params = pm8xxx_mpp_bindings;
|
|
#ifdef CONFIG_DEBUG_FS
|
|
pctrl->desc.custom_conf_items = pm8xxx_conf_items;
|
|
#endif
|
|
|
|
pctrl->pctrl = pinctrl_register(&pctrl->desc, &pdev->dev, pctrl);
|
|
if (IS_ERR(pctrl->pctrl)) {
|
|
dev_err(&pdev->dev, "couldn't register pm8xxx mpp driver\n");
|
|
return PTR_ERR(pctrl->pctrl);
|
|
}
|
|
|
|
pctrl->chip = pm8xxx_mpp_template;
|
|
pctrl->chip.base = -1;
|
|
pctrl->chip.parent = &pdev->dev;
|
|
pctrl->chip.of_node = pdev->dev.of_node;
|
|
pctrl->chip.of_gpio_n_cells = 2;
|
|
pctrl->chip.label = dev_name(pctrl->dev);
|
|
pctrl->chip.ngpio = pctrl->npins;
|
|
ret = gpiochip_add_data(&pctrl->chip, pctrl);
|
|
if (ret) {
|
|
dev_err(&pdev->dev, "failed register gpiochip\n");
|
|
goto unregister_pinctrl;
|
|
}
|
|
|
|
ret = gpiochip_add_pin_range(&pctrl->chip,
|
|
dev_name(pctrl->dev),
|
|
0, 0, pctrl->chip.ngpio);
|
|
if (ret) {
|
|
dev_err(pctrl->dev, "failed to add pin range\n");
|
|
goto unregister_gpiochip;
|
|
}
|
|
|
|
platform_set_drvdata(pdev, pctrl);
|
|
|
|
dev_dbg(&pdev->dev, "Qualcomm pm8xxx mpp driver probed\n");
|
|
|
|
return 0;
|
|
|
|
unregister_gpiochip:
|
|
gpiochip_remove(&pctrl->chip);
|
|
|
|
unregister_pinctrl:
|
|
pinctrl_unregister(pctrl->pctrl);
|
|
|
|
return ret;
|
|
}
|
|
|
|
static int pm8xxx_mpp_remove(struct platform_device *pdev)
|
|
{
|
|
struct pm8xxx_mpp *pctrl = platform_get_drvdata(pdev);
|
|
|
|
gpiochip_remove(&pctrl->chip);
|
|
|
|
pinctrl_unregister(pctrl->pctrl);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static struct platform_driver pm8xxx_mpp_driver = {
|
|
.driver = {
|
|
.name = "qcom-ssbi-mpp",
|
|
.of_match_table = pm8xxx_mpp_of_match,
|
|
},
|
|
.probe = pm8xxx_mpp_probe,
|
|
.remove = pm8xxx_mpp_remove,
|
|
};
|
|
|
|
module_platform_driver(pm8xxx_mpp_driver);
|
|
|
|
MODULE_AUTHOR("Bjorn Andersson <bjorn.andersson@sonymobile.com>");
|
|
MODULE_DESCRIPTION("Qualcomm PM8xxx MPP driver");
|
|
MODULE_LICENSE("GPL v2");
|