Fabio Estevam ad14972422 clk: imx7d: Fix the powerdown bit location of PLL DDR
According to the MX7D Reference Manual the powerdown bit of
CCM_ANALOG_PLL_DDRn register is bit 20, so fix it accordingly.

Signed-off-by: Fabio Estevam <fabio.estevam@nxp.com>
Reviewed-by: Stefan Agner <stefan@agner.ch>
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
2017-06-01 00:25:38 -07:00
..
2016-06-12 21:21:41 +08:00
2016-06-12 21:21:41 +08:00
2015-07-20 10:52:49 -07:00
2015-07-20 10:52:49 -07:00
2015-07-14 15:02:13 +08:00