Rex Zhu ad8cec7df5 drm/amd/pp: Implement get_max_high_clocks for CI/VI
v2: add table length check.

DC component expect PP to give max engine clock and
memory clock through pp_get_display_mode_validation_clocks
on DGPU as well.

This patch can fix MultiGPU-Display blank
out with 1 IGPU-4k display and 2 DGPU-two 4K
displays.

Reviewed-by: Alex Deucher <alexander.deucher@amd.com>
Signed-off-by: Rex Zhu <Rex.Zhu@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
2018-01-10 15:44:55 -05:00
..
2017-11-11 11:23:15 +01:00
2017-12-19 21:37:24 +10:00
2018-01-05 11:33:24 +10:00
2017-12-08 10:43:46 +01:00
2017-11-15 20:42:10 -08:00
2018-01-04 20:37:59 +01:00
2017-12-21 11:10:20 +10:00
2017-12-19 21:37:24 +10:00
2017-12-19 21:37:24 +10:00
2017-12-19 21:37:24 +10:00
2017-12-19 21:37:24 +10:00
2017-11-23 12:31:49 +02:00
2017-11-15 20:42:10 -08:00