Jack Xiao adc0e6ab0d drm/amdgpu/mes: add mes register access interface
Add mes register access routines:
1. read register
2. write register
3. wait register
4. write and wait register

Signed-off-by: Jack Xiao <Jack.Xiao@amd.com>
Reviewed-by: Hawking Zhang <Hawking.Zhang@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
2022-06-30 15:28:18 -04:00
..
2022-03-28 12:41:28 -07:00
2022-04-25 11:17:45 +02:00
2022-02-07 16:35:35 -08:00
2022-02-25 05:50:18 +10:00
2022-05-06 15:07:39 +10:00
2022-02-25 05:50:18 +10:00
2022-05-06 17:26:01 +10:00
2022-05-20 16:35:52 +10:00
2021-10-28 14:59:38 +10:00
2022-04-25 11:17:45 +02:00
2022-03-28 12:41:28 -07:00
2022-04-07 11:31:52 +02:00
2022-05-13 13:14:34 +10:00
2022-04-25 10:18:52 +03:00
2022-02-07 16:35:35 -08:00
2022-02-25 05:50:18 +10:00
2022-03-28 14:32:39 -07:00
2022-03-16 09:36:13 +01:00
2022-03-24 16:19:43 -07:00
2022-02-07 16:35:35 -08:00
2022-05-04 14:09:34 +02:00
2022-04-12 09:27:20 +03:00
2022-02-28 14:57:14 +10:00
2022-04-07 12:53:53 +02:00
2021-11-30 09:41:28 +01:00
2021-10-01 15:55:47 +02:00
2021-11-30 09:41:28 +01:00
2022-02-07 16:35:35 -08:00
2022-02-25 05:50:18 +10:00
2022-04-12 09:27:20 +03:00