Catalin Marinas 72c5839515 arm64: gicv3: Allow GICv3 compilation with older binutils
GICv3 introduces new system registers accessible with the full msr/mrs
syntax (e.g. mrs x0, Sop0_op1_CRm_CRn_op2). However, only recent
binutils understand the new syntax. This patch introduces msr_s/mrs_s
assembly macros which generate the equivalent instructions above and
converts the existing GICv3 code (both drivers/irqchip/ and
arch/arm64/kernel/).

Signed-off-by: Catalin Marinas <catalin.marinas@arm.com>
Reported-by: Olof Johansson <olof@lixom.net>
Tested-by: Olof Johansson <olof@lixom.net>
Suggested-by: Mark Rutland <mark.rutland@arm.com>
Acked-by: Mark Rutland <mark.rutland@arm.com>
Acked-by: Jason Cooper <jason@lakedaemon.net>
Cc: Will Deacon <will.deacon@arm.com>
Cc: Marc Zyngier <marc.zyngier@arm.com>
2014-07-25 13:12:15 +01:00
..
2012-09-17 13:42:21 +01:00
2014-05-29 09:08:08 +01:00
2014-04-30 19:57:04 +01:00
2014-07-10 12:36:40 +01:00
2012-09-17 13:42:04 +01:00
2014-02-26 11:16:25 +00:00
2014-07-09 12:23:48 +01:00
2014-07-21 10:22:21 +01:00
2014-05-16 10:05:11 +01:00
2013-02-14 09:17:29 -05:00