linux/arch/arm/mach-omap2
Santosh Shilimkar b0f20ff9d7 omap4: l2x0: Set share override bit
Clearing bit 22 in the PL310 Auxiliary Control register (shared
attribute override enable) has the side effect of transforming Normal
Shared Non-cacheable reads into Cacheable no-allocate reads.

Coherent DMA buffers in Linux always have a Cacheable alias via the
kernel linear mapping and the processor can speculatively load cache
lines into the PL310 controller. With bit 22 cleared, Non-cacheable
reads would unexpectedly hit such cache lines leading to buffer
corruption

Signed-off-by: Santosh Shilimkar <santosh.shilimkar@ti.com>
Tested-by: Nishanth Menon <nm@ti.com>
Signed-off-by: Tony Lindgren <tony@atomide.com>
2010-12-18 09:32:55 -08:00
..
2010-05-20 12:31:06 -06:00
2010-06-16 18:03:14 +02:00
2010-10-05 12:05:11 -07:00
2010-02-15 09:27:05 -08:00
2010-12-07 18:12:56 -08:00
2010-09-28 09:54:28 -07:00
2010-10-28 09:44:56 -07:00
2010-07-05 16:31:36 +03:00
2010-07-05 16:31:36 +03:00
2010-02-23 10:57:40 -08:00
2010-07-05 16:31:40 +03:00
2010-10-22 10:22:16 -07:00