505a60e225
We are going to switch core MM to 5-level paging abstraction. This is preparation step which adds <asm-generic/5level-fixup.h> As with 4level-fixup.h, the new header allows quickly make all architectures compatible with 5-level paging in core MM. In long run we would like to switch architectures to properly folded p4d level by using <asm-generic/pgtable-nop4d.h>, but it requires more changes to arch-specific code. Signed-off-by: Kirill A. Shutemov <kirill.shutemov@linux.intel.com> Acked-by: Michal Hocko <mhocko@suse.com> Signed-off-by: Linus Torvalds <torvalds@linux-foundation.org>
40 lines
1.0 KiB
C
40 lines
1.0 KiB
C
#ifndef _4LEVEL_FIXUP_H
|
|
#define _4LEVEL_FIXUP_H
|
|
|
|
#define __ARCH_HAS_4LEVEL_HACK
|
|
#define __PAGETABLE_PUD_FOLDED
|
|
|
|
#define PUD_SHIFT PGDIR_SHIFT
|
|
#define PUD_SIZE PGDIR_SIZE
|
|
#define PUD_MASK PGDIR_MASK
|
|
#define PTRS_PER_PUD 1
|
|
|
|
#define pud_t pgd_t
|
|
|
|
#define pmd_alloc(mm, pud, address) \
|
|
((unlikely(pgd_none(*(pud))) && __pmd_alloc(mm, pud, address))? \
|
|
NULL: pmd_offset(pud, address))
|
|
|
|
#define pud_offset(pgd, start) (pgd)
|
|
#define pud_none(pud) 0
|
|
#define pud_bad(pud) 0
|
|
#define pud_present(pud) 1
|
|
#define pud_ERROR(pud) do { } while (0)
|
|
#define pud_clear(pud) pgd_clear(pud)
|
|
#define pud_val(pud) pgd_val(pud)
|
|
#define pud_populate(mm, pud, pmd) pgd_populate(mm, pud, pmd)
|
|
#define pud_page(pud) pgd_page(pud)
|
|
#define pud_page_vaddr(pud) pgd_page_vaddr(pud)
|
|
|
|
#undef pud_free_tlb
|
|
#define pud_free_tlb(tlb, x, addr) do { } while (0)
|
|
#define pud_free(mm, x) do { } while (0)
|
|
#define __pud_free_tlb(tlb, x, addr) do { } while (0)
|
|
|
|
#undef pud_addr_end
|
|
#define pud_addr_end(addr, end) (end)
|
|
|
|
#include <asm-generic/5level-fixup.h>
|
|
|
|
#endif
|