13f1033e07
The QSPI controller needs three reset items to work properly on JH7110 SoC, so there is need to change the maxItems's value to 3 and add minItems whose value is equal to 2. Other platforms do not have this constraint. Signed-off-by: William Qiu <william.qiu@starfivetech.com> Link: https://lore.kernel.org/r/20230302105221.197421-2-william.qiu@starfivetech.com Signed-off-by: Mark Brown <broonie@kernel.org>
153 lines
3.2 KiB
YAML
153 lines
3.2 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/spi/cdns,qspi-nor.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Cadence Quad SPI controller
|
|
|
|
maintainers:
|
|
- Vaishnav Achath <vaishnav.a@ti.com>
|
|
|
|
allOf:
|
|
- $ref: spi-controller.yaml#
|
|
- if:
|
|
properties:
|
|
compatible:
|
|
contains:
|
|
const: xlnx,versal-ospi-1.0
|
|
then:
|
|
required:
|
|
- power-domains
|
|
- if:
|
|
properties:
|
|
compatible:
|
|
contains:
|
|
const: starfive,jh7110-qspi
|
|
then:
|
|
properties:
|
|
resets:
|
|
minItems: 2
|
|
maxItems: 3
|
|
|
|
reset-names:
|
|
minItems: 2
|
|
maxItems: 3
|
|
items:
|
|
enum: [ qspi, qspi-ocp, rstc_ref ]
|
|
|
|
else:
|
|
properties:
|
|
resets:
|
|
maxItems: 2
|
|
|
|
reset-names:
|
|
minItems: 1
|
|
maxItems: 2
|
|
items:
|
|
enum: [ qspi, qspi-ocp ]
|
|
|
|
properties:
|
|
compatible:
|
|
oneOf:
|
|
- items:
|
|
- enum:
|
|
- ti,k2g-qspi
|
|
- ti,am654-ospi
|
|
- intel,lgm-qspi
|
|
- xlnx,versal-ospi-1.0
|
|
- intel,socfpga-qspi
|
|
- starfive,jh7110-qspi
|
|
- const: cdns,qspi-nor
|
|
- const: cdns,qspi-nor
|
|
|
|
reg:
|
|
items:
|
|
- description: the controller register set
|
|
- description: the controller data area
|
|
|
|
interrupts:
|
|
maxItems: 1
|
|
|
|
clocks:
|
|
maxItems: 1
|
|
|
|
cdns,fifo-depth:
|
|
description:
|
|
Size of the data FIFO in words.
|
|
$ref: /schemas/types.yaml#/definitions/uint32
|
|
enum: [ 128, 256 ]
|
|
default: 128
|
|
|
|
cdns,fifo-width:
|
|
$ref: /schemas/types.yaml#/definitions/uint32
|
|
description:
|
|
Bus width of the data FIFO in bytes.
|
|
default: 4
|
|
|
|
cdns,trigger-address:
|
|
$ref: /schemas/types.yaml#/definitions/uint32
|
|
description:
|
|
32-bit indirect AHB trigger address.
|
|
|
|
cdns,is-decoded-cs:
|
|
type: boolean
|
|
description:
|
|
Flag to indicate whether decoder is used to select different chip select
|
|
for different memory regions.
|
|
|
|
cdns,rclk-en:
|
|
type: boolean
|
|
description:
|
|
Flag to indicate that QSPI return clock is used to latch the read
|
|
data rather than the QSPI clock. Make sure that QSPI return clock
|
|
is populated on the board before using this property.
|
|
|
|
power-domains:
|
|
maxItems: 1
|
|
|
|
resets:
|
|
minItems: 2
|
|
maxItems: 3
|
|
|
|
reset-names:
|
|
minItems: 2
|
|
maxItems: 3
|
|
items:
|
|
enum: [ qspi, qspi-ocp, rstc_ref ]
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- interrupts
|
|
- clocks
|
|
- cdns,fifo-depth
|
|
- cdns,fifo-width
|
|
- cdns,trigger-address
|
|
- '#address-cells'
|
|
- '#size-cells'
|
|
|
|
unevaluatedProperties: false
|
|
|
|
examples:
|
|
- |
|
|
qspi: spi@ff705000 {
|
|
compatible = "cdns,qspi-nor";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
reg = <0xff705000 0x1000>,
|
|
<0xffa00000 0x1000>;
|
|
interrupts = <0 151 4>;
|
|
clocks = <&qspi_clk>;
|
|
cdns,fifo-depth = <128>;
|
|
cdns,fifo-width = <4>;
|
|
cdns,trigger-address = <0x00000000>;
|
|
resets = <&rst 0x1>, <&rst 0x2>;
|
|
reset-names = "qspi", "qspi-ocp";
|
|
|
|
flash@0 {
|
|
compatible = "jedec,spi-nor";
|
|
reg = <0x0>;
|
|
};
|
|
};
|