Richard Fitzgerald b962bae81f
ASoC: cs42l42: Add PLL configuration for 44.1kHz/16-bit
44.1kHz 16-bit standard I2S gives a SCLK of 1.4112 MHz. Add
a PLL configuration for this.

Signed-off-by: Richard Fitzgerald <rf@opensource.cirrus.com>
Link: https://lore.kernel.org/r/20210805161111.10410-5-rf@opensource.cirrus.com
Signed-off-by: Mark Brown <broonie@kernel.org>
2021-08-05 23:33:43 +01:00
..
2021-02-22 14:27:07 -08:00
2021-05-30 09:33:08 +02:00
2021-03-30 17:42:40 +02:00
2021-04-27 08:39:39 +02:00
2021-03-07 09:07:16 +01:00
2021-03-07 09:07:16 +01:00