65c9ad77cb
Add a MODULE_DEVICE_TABLE() on all clocks that can be built as modules to allow auto-load at boot. Signed-off-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com> Reviewed-by: Chen-Yu Tsai <wenst@chromium.org> Tested-by: Miles Chen <miles.chen@mediatek.com> Tested-by: Chen-Yu Tsai <wenst@chromium.org> # MT8183, MT8192, MT8195 Chromebooks Link: https://lore.kernel.org/r/20230306140543.1813621-50-angelogioacchino.delregno@collabora.com Signed-off-by: Stephen Boyd <sboyd@kernel.org>
54 lines
1.3 KiB
C
54 lines
1.3 KiB
C
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* Copyright (c) 2018 MediaTek Inc.
|
|
* Author: Owen Chen <owen.chen@mediatek.com>
|
|
*/
|
|
|
|
#include <linux/clk-provider.h>
|
|
#include <linux/platform_device.h>
|
|
|
|
#include "clk-mtk.h"
|
|
#include "clk-gate.h"
|
|
|
|
#include <dt-bindings/clock/mt6765-clk.h>
|
|
|
|
static const struct mtk_gate_regs mipi0a_cg_regs = {
|
|
.set_ofs = 0x80,
|
|
.clr_ofs = 0x80,
|
|
.sta_ofs = 0x80,
|
|
};
|
|
|
|
#define GATE_MIPI0A(_id, _name, _parent, _shift) \
|
|
GATE_MTK(_id, _name, _parent, &mipi0a_cg_regs, _shift, &mtk_clk_gate_ops_no_setclr_inv)
|
|
|
|
static const struct mtk_gate mipi0a_clks[] = {
|
|
GATE_MIPI0A(CLK_MIPI0A_CSR_CSI_EN_0A,
|
|
"mipi0a_csr_0a", "f_fseninf_ck", 1),
|
|
};
|
|
|
|
static const struct mtk_clk_desc mipi0a_desc = {
|
|
.clks = mipi0a_clks,
|
|
.num_clks = ARRAY_SIZE(mipi0a_clks),
|
|
};
|
|
|
|
static const struct of_device_id of_match_clk_mt6765_mipi0a[] = {
|
|
{
|
|
.compatible = "mediatek,mt6765-mipi0a",
|
|
.data = &mipi0a_desc,
|
|
}, {
|
|
/* sentinel */
|
|
}
|
|
};
|
|
MODULE_DEVICE_TABLE(of, of_match_clk_mt6765_mipi0a);
|
|
|
|
static struct platform_driver clk_mt6765_mipi0a_drv = {
|
|
.probe = mtk_clk_simple_probe,
|
|
.remove = mtk_clk_simple_remove,
|
|
.driver = {
|
|
.name = "clk-mt6765-mipi0a",
|
|
.of_match_table = of_match_clk_mt6765_mipi0a,
|
|
},
|
|
};
|
|
module_platform_driver(clk_mt6765_mipi0a_drv);
|
|
MODULE_LICENSE("GPL");
|