Hans de Goede bba61f50f7 i2c: mv64xxx: The n clockdiv factor is 0 based on sunxi SoCs
According to the datasheets the n factor for dividing the tclk is
2 to the power n on Allwinner SoCs, not 2 to the power n + 1 as it is
on other mv64xxx implementations.

I've contacted Allwinner about this and they have confirmed that the
datasheet is correct.

This commit fixes the clk-divider calculations for Allwinner SoCs
accordingly.

Signed-off-by: Hans de Goede <hdegoede@redhat.com>
Acked-by: Maxime Ripard <maxime.ripard@free-electrons.com>
Tested-by: Olliver Schinagl <oliver@schinagl.nl>
Signed-off-by: Wolfram Sang <wsa@the-dreams.de>
Cc: stable@kernel.org
2015-11-30 15:54:22 +01:00
..
2015-06-01 08:41:19 +09:00
2014-11-07 18:35:33 +01:00
2015-11-20 16:19:08 +01:00
2014-11-07 18:35:33 +01:00
2015-10-23 23:26:44 +02:00
2015-06-01 08:41:26 +09:00
2014-11-07 18:35:33 +01:00