Chew, Chiau Ee bd63ace4dc i2c: designware: 10-bit addressing mode enabling if I2C_DYNAMIC_TAR_UPDATE is set
According to Designware I2C spec, if I2C_DYNAMIC_TAR_UPDATE is set to 1,
the 10-bit addressing mode is controlled by IC_10BITADDR_MASTER bit of
IC_TAR register instead of IC_CON register. The IC_10BITADDR_MASTER
in IC_CON register becomes read-only copy. Since I2C_DYNAMIC_TAR_UPDATE
value can't be detected from hardware register, so we will always set the
IC_10BITADDR_MASTER bit in both IC_CON and IC_TAR register whenever 10-bit
addresing mode is requested by user application.

Signed-off-by: Chew, Chiau Ee <chiau.ee.chew@intel.com>
Reviewed-by: Mika Westerberg <mika.westerberg@linux.intel.com>
Signed-off-by: Wolfram Sang <wsa@the-dreams.de>
2013-09-27 18:12:31 +02:00
..
2013-08-23 10:22:20 +02:00
2013-02-12 11:33:59 +01:00
2013-08-19 19:46:30 +02:00
2013-08-19 19:46:30 +02:00
2013-08-23 10:22:20 +02:00
2013-08-23 10:22:20 +02:00
2013-08-23 10:22:20 +02:00
2013-08-23 10:22:20 +02:00
2011-01-04 00:53:37 +00:00
2013-08-28 10:48:44 +02:00
2013-08-23 10:22:20 +02:00
2013-08-19 19:46:30 +02:00
2013-08-23 10:22:20 +02:00
2011-05-24 20:58:49 +02:00
2013-08-19 19:46:30 +02:00
2013-08-23 10:22:20 +02:00
2013-09-04 11:49:16 +01:00
2013-08-19 19:46:30 +02:00
2013-08-19 19:46:30 +02:00
2013-02-11 15:59:40 +01:00
2013-08-23 10:22:20 +02:00
2013-08-23 10:22:20 +02:00
2013-08-23 10:22:20 +02:00
2013-09-13 15:09:52 +02:00
2013-07-01 08:35:44 +02:00