Ard Biesheuvel bdb85cd1d2 arm64/module: switch to ADRP/ADD sequences for PLT entries
Now that we have switched to the small code model entirely, and
reduced the extended KASLR range to 4 GB, we can be sure that the
targets of relative branches that are out of range are in range
for a ADRP/ADD pair, which is one instruction shorter than our
current MOVN/MOVK/MOVK sequence, and is more idiomatic and so it
is more likely to be implemented efficiently by micro-architectures.

So switch over the ordinary PLT code and the special handling of
the Cortex-A53 ADRP errata, as well as the ftrace trampline
handling.

Reviewed-by: Torsten Duwe <duwe@lst.de>
Signed-off-by: Ard Biesheuvel <ard.biesheuvel@linaro.org>
[will: Added a couple of comments in the plt equality check]
Signed-off-by: Will Deacon <will.deacon@arm.com>
2018-11-27 19:00:45 +00:00
..
2018-11-10 13:32:14 -06:00
2018-10-31 08:54:16 -07:00
2018-10-31 15:39:25 -07:00
2018-10-31 08:54:16 -07:00
2018-11-09 06:30:44 -06:00
2018-11-09 06:30:44 -06:00
2018-11-09 06:30:44 -06:00
2018-10-31 08:54:16 -07:00
2018-11-09 06:30:44 -06:00
2018-10-31 08:54:16 -07:00
2018-11-09 16:31:51 -06:00
2018-11-16 10:10:27 -06:00
2018-11-01 11:46:27 -07:00