9e9eb85e43
Add a new compatible string corresponding to the DMA controller found in the S500 variant of the Actions Semi Owl SoCs family. Additionally, order the entries alphabetically. Signed-off-by: Cristian Ciocaltea <cristian.ciocaltea@gmail.com> Reviewed-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org> Reviewed-by: Rob Herring <robh@kernel.org> Link: https://lore.kernel.org/r/2bd23ef5dad5dd613006c20d714b1be3c4d38e7a.1609263738.git.cristian.ciocaltea@gmail.com Signed-off-by: Vinod Koul <vkoul@kernel.org>
81 lines
1.7 KiB
YAML
81 lines
1.7 KiB
YAML
# SPDX-License-Identifier: GPL-2.0
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/dma/owl-dma.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Actions Semi Owl SoCs DMA controller
|
|
|
|
description: |
|
|
The OWL DMA is a general-purpose direct memory access controller capable of
|
|
supporting 10 independent DMA channels for the Actions Semi S700 SoC and 12
|
|
independent DMA channels for the S500 and S900 SoC variants.
|
|
|
|
maintainers:
|
|
- Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
|
|
|
|
allOf:
|
|
- $ref: "dma-controller.yaml#"
|
|
|
|
properties:
|
|
compatible:
|
|
enum:
|
|
- actions,s500-dma
|
|
- actions,s700-dma
|
|
- actions,s900-dma
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
interrupts:
|
|
description:
|
|
controller supports 4 interrupts, which are freely assignable to the
|
|
DMA channels.
|
|
maxItems: 4
|
|
|
|
"#dma-cells":
|
|
const: 1
|
|
|
|
dma-channels:
|
|
maximum: 12
|
|
|
|
dma-requests:
|
|
maximum: 46
|
|
|
|
clocks:
|
|
maxItems: 1
|
|
description:
|
|
Phandle and Specifier of the clock feeding the DMA controller.
|
|
|
|
power-domains:
|
|
maxItems: 1
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- interrupts
|
|
- "#dma-cells"
|
|
- dma-channels
|
|
- dma-requests
|
|
- clocks
|
|
|
|
unevaluatedProperties: false
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
|
dma: dma-controller@e0260000 {
|
|
compatible = "actions,s900-dma";
|
|
reg = <0xe0260000 0x1000>;
|
|
interrupts = <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 58 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 59 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 60 IRQ_TYPE_LEVEL_HIGH>;
|
|
#dma-cells = <1>;
|
|
dma-channels = <12>;
|
|
dma-requests = <46>;
|
|
clocks = <&clock 22>;
|
|
};
|
|
|
|
...
|