60ed1f7cec
Trust Architecture (TA) 2.1 devices include the LS1012A, LS1021A, LS1043A, and LS1046A. The SFP device on TA 2.1 devices is very similar to the SFP on TA 3.0 devices. The primary difference is a few fields in the control register. Add a compatible string. Signed-off-by: Sean Anderson <sean.anderson@seco.com> Signed-off-by: Srinivas Kandagatla <srinivas.kandagatla@linaro.org> Link: https://lore.kernel.org/r/20220429162701.2222-15-srinivas.kandagatla@linaro.org Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
63 lines
1.4 KiB
YAML
63 lines
1.4 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/nvmem/fsl,layerscape-sfp.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Freescale Layerscape Security Fuse Processor
|
|
|
|
maintainers:
|
|
- Michael Walle <michael@walle.cc>
|
|
|
|
description: |
|
|
SFP is the security fuse processor which among other things provides a
|
|
unique identifier per part.
|
|
|
|
allOf:
|
|
- $ref: "nvmem.yaml#"
|
|
|
|
properties:
|
|
compatible:
|
|
oneOf:
|
|
- description: Trust architecture 2.1 SFP
|
|
items:
|
|
- const: fsl,ls1021a-sfp
|
|
- description: Trust architecture 3.0 SFP
|
|
items:
|
|
- const: fsl,ls1028a-sfp
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
clocks:
|
|
maxItems: 1
|
|
description:
|
|
The SFP clock. Typically, this is the platform clock divided by 4.
|
|
|
|
clock-names:
|
|
const: sfp
|
|
|
|
ta-prog-sfp-supply:
|
|
description:
|
|
The regulator for the TA_PROG_SFP pin. It will be enabled for programming
|
|
and disabled for reading.
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- clock-names
|
|
- clocks
|
|
|
|
unevaluatedProperties: false
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/clock/fsl,qoriq-clockgen.h>
|
|
efuse@1e80000 {
|
|
compatible = "fsl,ls1028a-sfp";
|
|
reg = <0x1e80000 0x8000>;
|
|
clocks = <&clockgen QORIQ_CLK_PLATFORM_PLL
|
|
QORIQ_CLK_PLL_DIV(4)>;
|
|
clock-names = "sfp";
|
|
};
|