Sinan Kaya bdcfddfd74 dmaengine: qcom_hidma: make pending_tre_count atomic
Getting ready for the MSI interrupts. The pending_tre_count is used
in the interrupt handler to make sure all outstanding requests are
serviced.

The driver will allocate 11 MSI interrupts. Each MSI interrupt can be
assigned to a different CPU. Then, we have a race condition for common
variables as they share the same interrupt handler with a different
cause bit and they can potentially be executed in parallel. Making this
variable atomic so that it can be updated from multiple processor
contexts.

Signed-off-by: Sinan Kaya <okaya@codeaurora.org>
Signed-off-by: Vinod Koul <vinod.koul@intel.com>
2016-11-03 18:55:44 +05:30
..
2016-10-06 17:13:54 -07:00
2016-10-06 17:13:54 -07:00
2016-10-06 17:13:54 -07:00
2016-10-06 17:13:54 -07:00
2016-03-24 23:13:48 -07:00
2016-10-06 17:13:54 -07:00
2016-10-03 09:18:14 +05:30
2016-07-12 10:09:53 +05:30
2016-09-05 16:40:52 +05:30
2016-05-27 15:26:11 -07:00
2015-11-10 10:05:17 -08:00