Owen Chen be17ca6ac7 clk: mediatek: Disable tuner_en before change PLL rate
PLLs with tuner_en bit, such as APLL1, need to disable
tuner_en before apply new frequency settings, or the new frequency
settings (pcw) will not be applied.
The tuner_en bit will be disabled during changing PLL rate
and be restored after new settings applied.

Fixes: e2f744a82d725 (clk: mediatek: Add MT2712 clock support)
Cc: <stable@vger.kernel.org>
Signed-off-by: Owen Chen <owen.chen@mediatek.com>
Signed-off-by: Weiyi Lu <weiyi.lu@mediatek.com>
Reviewed-by: James Liao <jamesjj.liao@mediatek.com>
Reviewed-by: Matthias Brugger <matthias.bgg@gmail.com>
Signed-off-by: Stephen Boyd <sboyd@kernel.org>
2019-04-11 13:09:17 -07:00
..
2017-11-01 23:25:43 -07:00
2018-11-06 09:41:57 -08:00
2018-03-16 15:53:30 -07:00
2018-12-10 14:43:20 -08:00
2018-12-11 09:57:47 -08:00
2018-12-11 09:57:47 -08:00
2018-12-11 09:57:48 -08:00
2018-07-06 13:44:06 -07:00
2018-12-11 09:57:48 -08:00
2016-10-23 10:18:45 -07:00
2017-11-01 23:25:51 -07:00