Will Deacon be68a8aaf9 arm64: cpufeature: Fix CTR_EL0 field definitions
Our field definitions for CTR_EL0 suffer from a number of problems:

  - The IDC and DIC fields are missing, which causes us to enable CTR
    trapping on CPUs with either of these returning non-zero values.

  - The ERG is FTR_LOWER_SAFE, whereas it should be treated like CWG as
    FTR_HIGHER_SAFE so that applications can use it to avoid false sharing.

  - [nit] A RES1 field is described as "RAO"

This patch updates the CTR_EL0 field definitions to fix these issues.

Cc: <stable@vger.kernel.org>
Cc: Shanker Donthineni <shankerd@codeaurora.org>
Signed-off-by: Will Deacon <will.deacon@arm.com>
Signed-off-by: Catalin Marinas <catalin.marinas@arm.com>
2018-02-19 17:02:09 +00:00
..
2017-11-15 10:56:56 -08:00
2012-09-17 13:42:21 +01:00
2018-02-09 09:44:25 -08:00
2018-02-08 10:44:25 -08:00
2016-05-16 17:17:24 -07:00
2017-07-05 17:09:27 -07:00
2018-01-13 10:45:03 +00:00
2018-01-13 10:45:10 +00:00
2016-04-20 12:22:42 +01:00
2017-08-09 12:16:28 +01:00