Chunyan Zhang 3e37b00558 clk: sprd: add adjustable pll support
Introduced a common adjustable pll clock driver for Spreadtrum SoCs.

Signed-off-by: Chunyan Zhang <chunyan.zhang@spreadtrum.com>
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
2017-12-21 15:00:53 -08:00
..
2017-11-03 09:02:30 -07:00
2017-11-03 09:02:30 -07:00
2017-11-01 23:25:43 -07:00
2016-03-02 17:48:26 -08:00
2017-09-29 14:17:17 -07:00
2016-10-23 10:18:45 -07:00
2017-09-01 16:00:54 -07:00
2017-11-01 23:25:51 -07:00
2017-11-01 23:25:51 -07:00
2017-12-21 15:00:51 -08:00
2017-12-21 15:00:51 -08:00