c1628a2c41
On Hi6220, there have some clocks which can use mailbox channel to send messages to power controller to change frequency; this includes CPU, GPU and DDR clocks. For dynamic frequency scaling, firstly need write the frequency value to SRAM region, and then send message to mailbox to trigger power controller to handle this requirement. This driver will use syscon APIs to pass SRAM memory region and use common mailbox APIs for channels accessing. This init driver will support cpu frequency change firstly. Signed-off-by: Leo Yan <leo.yan@linaro.org> Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
7 lines
209 B
Plaintext
7 lines
209 B
Plaintext
config COMMON_CLK_HI6220
|
|
bool "Hi6220 Clock Driver"
|
|
depends on (ARCH_HISI || COMPILE_TEST) && MAILBOX
|
|
default ARCH_HISI
|
|
help
|
|
Build the Hisilicon Hi6220 clock driver based on the common clock framework.
|