d82a7aed83
Add a Device Feature List (DFL) feature id [1] for the configurable IOPLL user clock source, which can be used to configure the clock speeds that are used for RTL logic that is programmed into the Partial Reconfiguration (PR) region of an FPGA. The IOPLL user-space driver [2] contains frequency tables [3] with the specific user clock frequencies for an implementation. For each desired frequency, the table values are produced by calling the quartus tool, the same tool that generates the IOPLL RTL logic. The quartus tool allows the RTL designer to select different options which can affect the table values. The table-driven, user-space driver allows for supporting future, modified implementations and provides users the ability to modify the IOPLL implementation. [1] https://github.com/OPAE/dfl-feature-id [2] |
||
|---|---|---|
| .. | ||
| Kconfig | ||
| Makefile | ||
| uio_aec.c | ||
| uio_cif.c | ||
| uio_dfl.c | ||
| uio_dmem_genirq.c | ||
| uio_fsl_elbc_gpcm.c | ||
| uio_hv_generic.c | ||
| uio_mf624.c | ||
| uio_netx.c | ||
| uio_pci_generic.c | ||
| uio_pdrv_genirq.c | ||
| uio_pruss.c | ||
| uio_sercos3.c | ||
| uio.c | ||