Lucas Stach c2bece3cb1 ARM: imx6q-clk: parent lvds_gate from lvds_sel
Allows fror proper refcounting of the parent clocks
when enabling the clock output on CLK1/2 pads.

Signed-off-by: Lucas Stach <l.stach@pengutronix.de>
Reviewed-by: Marek Vasut <marex@denx.de>
Acked-by: Richard Zhu <r65037@freescale.com>
Signed-off-by: Shawn Guo <shawn.guo@freescale.com>
2014-04-14 10:22:37 +08:00
..
2013-02-04 22:56:41 -08:00
2013-10-21 09:15:12 +08:00
2013-10-21 09:11:05 +08:00
2013-12-31 09:36:40 +08:00
2012-12-24 09:36:38 -07:00
2012-12-24 09:36:38 -07:00
2012-12-24 09:36:38 -07:00
2012-12-24 09:36:38 -07:00
2012-12-24 09:36:38 -07:00
2012-12-24 09:36:38 -07:00
2012-12-24 09:36:38 -07:00
2013-10-21 09:11:05 +08:00
2012-12-24 09:36:38 -07:00
2012-12-24 09:36:38 -07:00
2012-12-24 09:36:38 -07:00
2012-12-24 09:36:38 -07:00
2013-12-19 15:10:49 +01:00
2012-12-24 09:36:38 -07:00
2012-12-24 09:36:38 -07:00
2013-01-03 15:57:04 -08:00
2013-07-15 08:28:07 +08:00
2013-10-21 09:11:05 +08:00
2013-10-21 09:39:27 +08:00
2013-08-22 23:20:45 +08:00
2014-04-05 14:19:54 -07:00