json-schema versions draft7 and earlier have a weird behavior in that any keywords combined with a '$ref' are ignored (silently). The correct form was to put a '$ref' under an 'allOf'. This behavior is now changed in the 2019-09 json-schema spec and '$ref' can be mixed with other keywords. The json-schema library doesn't yet support this, but the tooling now does a fixup for this and either way works. This has been a constant source of review comments, so let's change this treewide so everyone copies the simpler syntax. Scripted with ruamel.yaml with some manual fixups. Some minor whitespace changes from the script. Signed-off-by: Rob Herring <robh@kernel.org> Acked-by: Maxime Ripard <mripard@kernel.org> Acked-by: Lee Jones <lee.jones@linaro.org> Acked-By: Vinod Koul <vkoul@kernel.org> Acked-by: Mark Brown <broonie@kernel.org> Acked-by: Alexandre Belloni <alexandre.belloni@bootlin.com> Acked-by: Wolfram Sang <wsa@the-dreams.de> # for I2C Reviewed-by: Linus Walleij <linus.walleij@linaro.org> Acked-by: Jonathan Cameron <Jonathan.Cameron@huawei.com> #for-iio Reviewed-by: Stephen Boyd <sboyd@kernel.org> # clock Signed-off-by: Rob Herring <robh@kernel.org>
240 lines
6.1 KiB
YAML
240 lines
6.1 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/net/ti,cpsw-switch.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: TI SoC Ethernet Switch Controller (CPSW) Device Tree Bindings
|
|
|
|
maintainers:
|
|
- Grygorii Strashko <grygorii.strashko@ti.com>
|
|
- Sekhar Nori <nsekhar@ti.com>
|
|
|
|
description:
|
|
The 3-port switch gigabit ethernet subsystem provides ethernet packet
|
|
communication and can be configured as an ethernet switch. It provides the
|
|
gigabit media independent interface (GMII),reduced gigabit media
|
|
independent interface (RGMII), reduced media independent interface (RMII),
|
|
the management data input output (MDIO) for physical layer device (PHY)
|
|
management.
|
|
|
|
properties:
|
|
compatible:
|
|
oneOf:
|
|
- const: ti,cpsw-switch
|
|
- items:
|
|
- const: ti,am335x-cpsw-switch
|
|
- const: ti,cpsw-switch
|
|
- items:
|
|
- const: ti,am4372-cpsw-switch
|
|
- const: ti,cpsw-switch
|
|
- items:
|
|
- const: ti,dra7-cpsw-switch
|
|
- const: ti,cpsw-switch
|
|
|
|
reg:
|
|
maxItems: 1
|
|
description:
|
|
The physical base address and size of full the CPSW module IO range
|
|
|
|
'#address-cells':
|
|
const: 1
|
|
|
|
'#size-cells':
|
|
const: 1
|
|
|
|
ranges: true
|
|
|
|
clocks:
|
|
maxItems: 1
|
|
description: CPSW functional clock
|
|
|
|
clock-names:
|
|
items:
|
|
- const: fck
|
|
|
|
interrupts:
|
|
items:
|
|
- description: RX_THRESH interrupt
|
|
- description: RX interrupt
|
|
- description: TX interrupt
|
|
- description: MISC interrupt
|
|
|
|
interrupt-names:
|
|
items:
|
|
- const: "rx_thresh"
|
|
- const: "rx"
|
|
- const: "tx"
|
|
- const: "misc"
|
|
|
|
pinctrl-names: true
|
|
|
|
syscon:
|
|
$ref: /schemas/types.yaml#definitions/phandle
|
|
description:
|
|
Phandle to the system control device node which provides access to
|
|
efuse IO range with MAC addresses
|
|
|
|
ethernet-ports:
|
|
type: object
|
|
properties:
|
|
'#address-cells':
|
|
const: 1
|
|
'#size-cells':
|
|
const: 0
|
|
|
|
patternProperties:
|
|
"^port@[0-9]+$":
|
|
type: object
|
|
description: CPSW external ports
|
|
|
|
allOf:
|
|
- $ref: ethernet-controller.yaml#
|
|
|
|
properties:
|
|
reg:
|
|
items:
|
|
- enum: [1, 2]
|
|
description: CPSW port number
|
|
|
|
phys:
|
|
maxItems: 1
|
|
description: phandle on phy-gmii-sel PHY
|
|
|
|
label:
|
|
description: label associated with this port
|
|
|
|
ti,dual-emac-pvid:
|
|
$ref: /schemas/types.yaml#/definitions/uint32
|
|
minimum: 1
|
|
maximum: 1024
|
|
description:
|
|
Specifies default PORT VID to be used to segregate
|
|
ports. Default value - CPSW port number.
|
|
|
|
required:
|
|
- reg
|
|
- phys
|
|
|
|
cpts:
|
|
type: object
|
|
description:
|
|
The Common Platform Time Sync (CPTS) module
|
|
|
|
properties:
|
|
clocks:
|
|
maxItems: 1
|
|
description: CPTS reference clock
|
|
|
|
clock-names:
|
|
items:
|
|
- const: cpts
|
|
|
|
cpts_clock_mult:
|
|
$ref: /schemas/types.yaml#/definitions/uint32
|
|
description:
|
|
Numerator to convert input clock ticks into ns
|
|
|
|
cpts_clock_shift:
|
|
$ref: /schemas/types.yaml#/definitions/uint32
|
|
description:
|
|
Denominator to convert input clock ticks into ns.
|
|
Mult and shift will be calculated basing on CPTS rftclk frequency if
|
|
both cpts_clock_shift and cpts_clock_mult properties are not provided.
|
|
|
|
required:
|
|
- clocks
|
|
- clock-names
|
|
|
|
patternProperties:
|
|
"^mdio@":
|
|
type: object
|
|
description:
|
|
CPSW MDIO bus.
|
|
$ref: "ti,davinci-mdio.yaml#"
|
|
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- ranges
|
|
- clocks
|
|
- clock-names
|
|
- interrupts
|
|
- interrupt-names
|
|
- '#address-cells'
|
|
- '#size-cells'
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/interrupt-controller/irq.h>
|
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
|
#include <dt-bindings/clock/dra7.h>
|
|
|
|
mac_sw: switch@0 {
|
|
compatible = "ti,dra7-cpsw-switch","ti,cpsw-switch";
|
|
reg = <0x0 0x4000>;
|
|
ranges = <0 0 0x4000>;
|
|
clocks = <&gmac_main_clk>;
|
|
clock-names = "fck";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
syscon = <&scm_conf>;
|
|
|
|
interrupts = <GIC_SPI 334 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 335 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 336 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 337 IRQ_TYPE_LEVEL_HIGH>;
|
|
interrupt-names = "rx_thresh", "rx", "tx", "misc";
|
|
|
|
ethernet-ports {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
cpsw_port1: port@1 {
|
|
reg = <1>;
|
|
label = "port1";
|
|
mac-address = [ 00 00 00 00 00 00 ];
|
|
phys = <&phy_gmii_sel 1>;
|
|
phy-handle = <ðphy0_sw>;
|
|
phy-mode = "rgmii";
|
|
ti,dual-emac-pvid = <1>;
|
|
};
|
|
|
|
cpsw_port2: port@2 {
|
|
reg = <2>;
|
|
label = "wan";
|
|
mac-address = [ 00 00 00 00 00 00 ];
|
|
phys = <&phy_gmii_sel 2>;
|
|
phy-handle = <ðphy1_sw>;
|
|
phy-mode = "rgmii";
|
|
ti,dual-emac-pvid = <2>;
|
|
};
|
|
};
|
|
|
|
davinci_mdio_sw: mdio@1000 {
|
|
compatible = "ti,cpsw-mdio","ti,davinci_mdio";
|
|
reg = <0x1000 0x100>;
|
|
clocks = <&gmac_clkctrl DRA7_GMAC_GMAC_CLKCTRL 0>;
|
|
clock-names = "fck";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
bus_freq = <1000000>;
|
|
|
|
ethphy0_sw: ethernet-phy@0 {
|
|
reg = <0>;
|
|
};
|
|
|
|
ethphy1_sw: ethernet-phy@1 {
|
|
reg = <1>;
|
|
};
|
|
};
|
|
|
|
cpts {
|
|
clocks = <&gmac_clkctrl DRA7_GMAC_GMAC_CLKCTRL 25>;
|
|
clock-names = "cpts";
|
|
};
|
|
};
|