Ralf Baechle c539ef7d35 MIPS: Set default pci cache line size.
On MIPS the generic PCI code has always defaulted to L1_CACHE_BYTES
because the architecutre PCI code did not provide a better default.
In particular on systems with S-caches or T-caches this was suboptimal.

Provide a better default by setting pci_dfl_cache_line_size based on
the size of the line size of the lowest level of the cache hierarchy.

Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
Patchwork: https://patchwork.linux-mips.org/patch/2982/
2012-01-11 15:37:16 +01:00
..
2011-12-07 22:03:45 +00:00
2011-12-07 22:03:45 +00:00
2011-04-26 10:22:59 +02:00
2012-01-11 15:37:13 +01:00
2011-12-07 22:03:45 +00:00
2011-12-07 22:03:45 +00:00
2011-12-07 22:03:45 +00:00
2011-12-07 22:03:45 +00:00
2011-07-26 16:49:47 -07:00
2012-01-11 15:37:13 +01:00
2011-12-07 22:03:45 +00:00
2011-03-31 11:26:23 -03:00
2011-12-07 22:03:45 +00:00
2011-12-07 22:03:45 +00:00
2011-12-07 22:03:45 +00:00
2011-12-07 22:03:45 +00:00
2011-12-07 22:03:45 +00:00
2011-12-07 22:03:45 +00:00