Martin Blumenstingl c5d3d3cf00 ARM: dts: meson8m2: add resets for the power domain controller
The Meson8m2 SoCs has introduced additional reset lines for the VPU
compared to Meson8. Also it uses a slightly different VPU clock
frequency compared to Meson8 since it can now achieve 364MHz thanks to
the addition of the GP_PLL.
Add the reset lines, VPU clock configuration and update the compatible
string so the implementation differences can be managed.

Signed-off-by: Martin Blumenstingl <martin.blumenstingl@googlemail.com>
Signed-off-by: Kevin Hilman <khilman@baylibre.com>
Reviewed-by: Neil Armstrong <narmstrong@baylibre.com>
Link: https://lore.kernel.org/r/20200620161010.23171-3-martin.blumenstingl@googlemail.com
2020-07-13 11:56:23 -07:00
..
2020-06-04 19:54:15 -07:00
2020-04-03 15:02:35 -07:00
2020-04-03 15:02:35 -07:00
2020-06-04 20:02:14 -07:00
2020-04-12 23:13:38 +02:00
2020-05-15 23:04:40 +02:00
2020-05-15 23:04:40 +02:00
2020-05-14 16:44:25 +02:00
2020-04-17 07:45:12 +02:00
2020-06-13 13:29:16 -07:00
2020-06-06 12:00:25 -07:00