Scott Wood c60232029a powerpc/fsl: Force coherent memory on e500mc derivatives
In CoreNet systems it is not allowed to mix M and non-M mappings to the
same memory, and coherent DMA accesses are considered to be M mappings
for this purpose.  Ignoring this has been observed to cause hard
lockups in non-SMP kernels on e6500.

Furthermore, e6500 implements the LRAT (logical to real address table)
which allows KVM guests to control the WIMGE bits.  This means that
KVM cannot force the M bit on the way it usually does, so the guest had
better set it itself.

Signed-off-by: Scott Wood <scottwood@freescale.com>
2015-08-07 23:00:01 -05:00
..
2014-08-14 12:48:11 +02:00
2015-08-07 22:59:19 -05:00
2015-05-13 10:55:42 +02:00
2011-03-31 11:26:23 -03:00
2011-03-31 11:26:23 -03:00
2015-07-13 10:10:54 +10:00
2013-04-18 13:03:53 +10:00
2015-05-28 15:31:53 +02:00
2014-04-09 12:53:28 +10:00
2012-03-28 18:30:02 +01:00
2015-04-07 17:15:13 +10:00
2014-01-23 16:36:54 -08:00
2011-11-08 14:51:46 +11:00
2014-06-25 18:49:40 -05:00
2015-01-12 05:04:13 -08:00
2015-02-03 18:47:18 +01:00
2014-11-03 12:12:32 +11:00
2012-03-20 21:48:30 +08:00
2015-05-11 15:06:39 +08:00
2014-12-11 17:48:14 -08:00
2015-07-13 10:10:54 +10:00
2015-02-23 14:52:04 +11:00
2011-07-26 16:49:47 -07:00
2013-12-09 11:40:25 +11:00
2015-06-24 17:49:41 -07:00
2010-05-05 09:11:10 -04:00
2014-07-28 14:10:23 +10:00
2011-03-31 11:26:23 -03:00
2011-03-31 11:26:23 -03:00
2015-05-11 15:06:39 +08:00
2013-11-06 14:13:49 +11:00
2015-03-06 23:21:07 +01:00
2012-09-17 16:31:51 +10:00
2011-03-31 11:26:23 -03:00
2015-05-20 10:42:05 +10:00
2011-03-31 11:26:23 -03:00
2014-02-17 11:19:37 +11:00
2015-05-05 13:35:39 -06:00
2013-10-30 16:02:28 +11:00