Nikita Yushchenko c77cbdd11b clk: imx: pllv3: support fractional multiplier on vf610 PLL1/PLL2
On vf610, PLL1 and PLL2 have registers to configure fractional part of
frequency multiplier.

This patch adds support for these registers.

This fixes "fast system clock" issue on boards where bootloader sets
fractional multiplier for PLL1.

Suggested-by: Andrey Smirnov <andrew.smirnov@gmail.com>
CC: Chris Healy <cphealy@gmail.com>
Signed-off-by: Nikita Yushchenko <nikita.yoush@cogentembedded.com>
Tested-by: Andrey Smirnov <andrew.smirnov@gmail.com>
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
2017-01-09 16:06:41 -08:00
..
2016-10-07 21:34:49 -07:00
2016-03-02 17:44:59 -08:00
2016-12-15 15:39:02 -08:00
2016-11-21 17:27:02 -08:00
2016-04-15 16:50:04 -07:00
2016-03-02 17:46:55 -08:00
2016-11-16 11:19:20 -08:00
2016-07-12 11:24:07 +02:00
2016-03-02 17:48:26 -08:00
2016-12-08 16:29:36 -08:00
2016-11-09 12:05:50 -08:00
2016-10-23 10:18:45 -07:00