Dinh Nguyen c7ec75ea4d clk: socfpga: stratix10: fix rate caclulationg for cnt_clks
Checking bypass_reg is incorrect for calculating the cnt_clk rates.
Instead we should be checking that there is a proper hardware register
that holds the clock divider.

Cc: stable@vger.kernel.org
Signed-off-by: Dinh Nguyen <dinguyen@kernel.org>
Link: https://lkml.kernel.org/r/20190814153014.12962-1-dinguyen@kernel.org
Signed-off-by: Stephen Boyd <sboyd@kernel.org>
2019-08-14 09:23:21 -07:00
..
2019-05-30 16:33:37 -07:00
2019-05-16 09:19:14 -07:00
2018-12-11 09:57:47 -08:00
2019-05-07 11:46:02 -07:00
2019-04-26 10:40:49 -07:00
2018-07-06 13:44:06 -07:00
2019-05-07 11:46:02 -07:00
2019-07-15 20:18:40 -07:00
2019-06-27 14:06:47 -07:00
2019-06-27 14:06:47 -07:00