Hoan Nguyen An ed1b1ac142 thermal: rcar_gen3_thermal: Fix init value of IRQCTL register
Fix setting value for IRQCTL register. We are setting the last 6 bits
of (IRQCTL) to be 1 (0x3f), this is only suitable for H3ES1.*, according
to Hardware manual values 1 are "setting prohibited" for Gen3.

Signed-off-by: Hoan Nguyen An <na-hoan@jinso.co.jp>
Acked-by: Wolfram Sang <wsa+renesas@sang-engineering.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Signed-off-by: Eduardo Valentin <edubezval@gmail.com>
2019-05-14 07:00:24 -07:00
..
2019-04-15 16:48:51 -07:00
2019-03-06 09:41:12 -08:00
2019-03-16 13:05:32 -07:00
2019-04-26 10:33:33 +10:00
2019-03-06 14:18:59 -08:00
2019-03-15 14:37:46 -07:00
2019-04-28 10:00:45 -07:00
2019-04-22 11:54:47 -07:00
2019-03-10 11:54:48 -07:00
2019-03-10 10:17:23 -07:00
2019-03-14 09:00:06 -07:00
2019-04-20 12:52:23 -07:00
2019-03-09 14:57:08 -08:00
2019-03-16 12:51:50 -07:00
2019-03-06 09:41:12 -08:00
2019-03-29 15:31:16 +01:00
2019-04-10 22:45:38 -07:00
2019-03-15 14:22:59 -07:00
2019-03-11 11:22:15 -07:00
2019-04-07 06:12:10 -10:00
2019-03-10 12:29:52 -07:00