Stephen Boyd
b2ac878acd
Merge branches 'clk-davinci-psc-da830', 'clk-renesas', 'clk-at91-recalc', 'clk-davinci' and 'clk-meson' into clk-next ...
* clk-davinci-psc-da830:
clk: davinci: psc-da830: fix USB0 48MHz PHY clock registration
* clk-renesas:
clk: renesas: cpg-mssr: Add support for R-Car E3
clk: renesas: Add r8a77990 CPG Core Clock Definitions
clk: renesas: rcar-gen2: Centralize quirks handling
clk: renesas: r8a77980: Correct parent clock of PCIEC0
clk: renesas: r8a7794: Fix LB clock divider
clk: renesas: r8a7792: Fix LB clock divider
clk: renesas: r8a7791/r8a7793: Fix LB clock divider
clk: renesas: r8a7745: Fix LB clock divider
clk: renesas: r8a7743: Fix LB clock divider
clk: renesas: cpg-mssr: Add r8a77470 support
clk: renesas: Add r8a77470 CPG Core Clock Definitions
clk: renesas: r8a77965: Add MSIOF controller clocks
* clk-at91-recalc:
clk: at91: PLL recalc_rate() now using cached MUL and DIV values
* clk-davinci:
clk: davinci: Fix link errors when not all SoCs are enabled
clk: davinci: psc: allow for dev == NULL
clk: davinci: da850-pll: change PLL0 to CLK_OF_DECLARE
clk: davinci: pll: allow dev == NULL
clk: davinci: psc-dm365: fix few clocks
clk: davinci: pll-dm646x: keep PLL2 SYSCLK1 always enabled
clk: davinci: psc-dm355: fix ASP0/1 clkdev lookups
clk: davinci: pll-dm355: fix SYSCLKn parent names
clk: davinci: pll-dm355: drop pll2_sysclk2
* clk-meson:
clk: meson: axg: let mpll clocks round closest
clk: meson: mpll: add round closest support
clk: meson: meson8b: mark fclk_div2 gate clocks as CLK_IS_CRITICAL
clk: meson: use SPDX license identifiers consistently
clk: meson: drop CLK_SET_RATE_PARENT flag
clk: meson-axg: Add AO Clock and Reset controller driver
clk: meson: aoclk: refactor common code into dedicated file
clk: meson: migrate to devm_of_clk_add_hw_provider API
clk: meson: gxbb: add the video decoder clocks
clk: meson: meson8b: add support for the NAND clocks
dt-bindings: clock: reset: Add AXG AO Clock and Reset Bindings
dt-bindings: clock: axg-aoclkc: New binding for Meson-AXG SoC
clk: meson: gxbb: expose VDEC_1 and VDEC_HEVC clocks
dt-bindings: clock: meson8b: export the NAND clock
2018-06-04 12:37:41 -07:00
2015-08-09 21:58:33 -05:00
2017-03-15 12:19:10 +01:00
2017-06-01 19:16:06 +02:00
2014-05-05 22:33:18 -05:00
2017-07-31 10:48:39 +02:00
2016-06-01 08:21:12 +02:00
2017-11-27 09:16:40 +01:00
2016-06-01 08:21:12 +02:00
2018-05-15 14:07:11 +02:00
2017-11-02 11:10:55 +01:00
2016-08-19 12:49:00 -07:00
2017-11-02 11:10:55 +01:00
2017-03-15 12:18:49 +01:00
2018-05-15 15:21:46 -07:00
2017-10-04 12:13:29 +02:00
2015-11-24 18:58:12 +01:00
2015-11-24 18:58:12 +01:00
2016-10-20 11:55:09 +02:00
2016-10-20 11:55:09 +02:00
2017-11-02 11:10:55 +01:00
2014-07-11 13:22:00 -07:00
2015-05-30 17:04:36 -07:00
2016-08-15 15:51:18 -07:00
2014-01-16 12:01:05 -08:00
2015-03-23 16:09:20 -07:00
2014-07-11 13:21:22 -07:00
2014-01-16 12:01:04 -08:00
2014-07-15 16:38:57 -07:00
2014-07-15 16:39:03 -07:00
2014-01-16 12:01:05 -08:00
2017-09-18 13:02:03 +02:00
2017-11-02 11:10:55 +01:00
2017-11-02 11:10:55 +01:00
2017-11-02 11:10:55 +01:00
2018-03-27 10:44:03 +02:00
2017-08-24 10:15:54 +02:00
2017-01-23 11:45:29 +01:00
2016-08-25 22:31:43 +02:00
2016-09-10 11:41:19 +02:00
2017-06-07 15:32:16 +02:00
2017-06-07 15:32:12 +02:00
2017-03-06 10:25:56 +01:00
2017-08-19 17:04:37 +08:00
2017-04-04 17:43:52 +02:00
2017-01-20 21:39:03 +01:00
2017-01-30 08:37:30 +01:00
2017-01-30 08:38:30 +01:00
2017-01-30 08:37:51 +01:00
2016-11-03 09:06:18 +01:00
2018-03-18 21:17:07 +01:00
2018-05-04 17:05:46 +02:00
2017-11-02 11:10:55 +01:00
2016-11-18 14:33:41 +01:00
2018-03-08 14:31:13 +01:00
2017-11-02 11:10:55 +01:00
2016-06-29 23:39:10 +02:00
b2ac878acd