Marc Zyngier cbdf8a189a arm64: Force SSBS on context switch
On a CPU that doesn't support SSBS, PSTATE[12] is RES0.  In a system
where only some of the CPUs implement SSBS, we end-up losing track of
the SSBS bit across task migration.

To address this issue, let's force the SSBS bit on context switch.

Fixes: 8f04e8e6e29c ("arm64: ssbd: Add support for PSTATE.SSBS rather than trapping to EL3")
Signed-off-by: Marc Zyngier <marc.zyngier@arm.com>
[will: inverted logic and added comments]
Signed-off-by: Will Deacon <will@kernel.org>
2019-07-22 15:24:16 +01:00
..
2019-07-08 09:54:55 -07:00
2019-07-22 10:37:33 +01:00
2019-07-22 10:37:33 +01:00
2019-07-08 09:54:55 -07:00
2019-07-08 09:54:55 -07:00
2019-07-08 09:54:55 -07:00
2019-07-08 09:54:55 -07:00
2019-07-08 09:54:55 -07:00
2019-07-03 15:57:30 +08:00
2019-07-08 09:54:55 -07:00
2019-07-08 09:54:55 -07:00
2019-07-15 20:44:49 -07:00
2019-07-22 15:24:16 +01:00
2019-07-08 09:54:55 -07:00
2019-04-23 18:01:57 +01:00