aa3f72ea94
The timer module contains multiple timers. In the WPCM450 SoC, each timer runs off a clock can be gated individually. To model this correctly, the timer node in the devicetree needs to take multiple clock inputs. Signed-off-by: Jonathan Neuschäfer <j.neuschaefer@gmx.net> Reviewed-by: Rob Herring <robh@kernel.org> Reviewed-by: Joel Stanley <joel@jms.id.au> Link: https://lore.kernel.org/r/20221104161850.2889894-2-j.neuschaefer@gmx.net Signed-off-by: Daniel Lezcano <daniel.lezcano@kernel.org>
55 lines
1.4 KiB
YAML
55 lines
1.4 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/timer/nuvoton,npcm7xx-timer.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Nuvoton NPCM7xx timer
|
|
|
|
maintainers:
|
|
- Jonathan Neuschäfer <j.neuschaefer@gmx.net>
|
|
- Tomer Maimon <tmaimon77@gmail.com>
|
|
|
|
properties:
|
|
compatible:
|
|
enum:
|
|
- nuvoton,wpcm450-timer # for Hermon WPCM450
|
|
- nuvoton,npcm750-timer # for Poleg NPCM750
|
|
- nuvoton,npcm845-timer # for Arbel NPCM845
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
interrupts:
|
|
items:
|
|
- description: The timer interrupt of timer 0
|
|
|
|
clocks:
|
|
items:
|
|
- description: The reference clock for timer 0
|
|
- description: The reference clock for timer 1
|
|
- description: The reference clock for timer 2
|
|
- description: The reference clock for timer 3
|
|
- description: The reference clock for timer 4
|
|
minItems: 1
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- interrupts
|
|
- clocks
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/interrupt-controller/irq.h>
|
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
|
#include <dt-bindings/clock/nuvoton,npcm7xx-clock.h>
|
|
timer@f0008000 {
|
|
compatible = "nuvoton,npcm750-timer";
|
|
interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>;
|
|
reg = <0xf0008000 0x50>;
|
|
clocks = <&clk NPCM7XX_CLK_TIMER>;
|
|
};
|