Yixun Lan cddcb20b2b clk: meson-axg: add clocks required by pcie driver
Adding clocks for the pcie driver. Due to the ASIC design,
the pcie controller re-use part of the mipi clock logic,
so the mipi clock is also added.

Tested-by: Jianxin Qin <jianxin.qin@amlogic.com>
Signed-off-by: Yixun Lan <yixun.lan@amlogic.com>
[amended to remove unnecessary locales]
Signed-off-by: Jerome Brunet <jbrunet@baylibre.com>
2018-07-09 13:49:11 +02:00
..
2017-11-03 09:02:30 -07:00
2018-06-15 18:10:01 -03:00
2017-11-01 23:25:43 -07:00
2017-12-28 10:43:30 -08:00
2018-06-12 16:19:22 -07:00
2018-03-16 15:53:30 -07:00
2018-06-12 16:19:22 -07:00
2018-06-12 16:19:22 -07:00
2018-06-12 16:19:22 -07:00
2016-10-23 10:18:45 -07:00
2017-11-01 23:25:51 -07:00
2017-11-01 23:25:51 -07:00
2018-06-19 10:06:29 -07:00