linux/Documentation
Catalin Marinas ce8c80c536 arm64: Add workaround for Cortex-A76 erratum 1286807
On the affected Cortex-A76 cores (r0p0 to r3p0), if a virtual address
for a cacheable mapping of a location is being accessed by a core while
another core is remapping the virtual address to a new physical page
using the recommended break-before-make sequence, then under very rare
circumstances TLBI+DSB completes before a read using the translation
being invalidated has been observed by other observers. The workaround
repeats the TLBI+DSB operation and is shared with the Qualcomm Falkor
erratum 1009

Reviewed-by: Suzuki K Poulose <suzuki.poulose@arm.com>
Signed-off-by: Catalin Marinas <catalin.marinas@arm.com>
2018-11-29 16:45:45 +00:00
..
2018-11-08 17:49:04 -06:00
2018-10-26 16:26:32 -07:00
2018-10-29 15:05:20 -07:00
2018-11-05 16:38:10 -05:00
2018-10-28 17:49:53 -07:00
2018-11-01 08:42:21 -07:00
2018-11-15 11:35:40 -08:00
2018-10-25 06:50:48 -07:00
2018-03-06 17:26:15 +01:00
2018-11-01 18:34:46 -07:00
2018-03-26 12:13:21 -04:00
2018-10-25 17:57:35 -07:00
2018-10-25 07:40:30 -07:00
2018-10-29 10:42:20 -07:00
2018-11-01 11:46:27 -07:00
2018-07-20 21:47:15 +02:00
2018-10-25 17:57:35 -07:00
2017-12-16 22:37:12 -08:00
2017-08-19 11:02:53 -07:00
2018-05-08 09:16:41 -06:00