Alim Akhtar cfc7588a31 clk: samsung: exynos7: Fix CMU TOP1 block
As per UM, sclk_mmc2 is bit 16 of SEL_TOP1_FSYS0. Also the DIV
and the GATE clocks are at bit 16 in their respective registers.
For mmc1 and mmc0 clock MUXs are in TOP1_FSYS11 instead of TOP1_FSYS1.
And their DIV and GATE clks are in xxx_TOP1_FSYS11 instead of TOP1_FSYS1.
This patch corrects it.
This also adds xxx_FSYS11 to be saved/restore during s2r cycles.

Signed-off-by: Alim Akhtar <alim.akhtar@samsung.com>
Reviewed-by: Krzysztof Kozlowski <k.kozlowski@samsung.com>
Signed-off-by: Sylwester Nawrocki <s.nawrocki@samsung.com>
2015-09-15 10:59:28 +02:00
..
2015-07-20 11:11:36 -07:00
2015-07-20 11:11:08 -07:00
2015-09-01 13:09:20 -07:00
2015-09-01 12:18:40 -07:00
2015-07-20 11:11:32 -07:00
2015-05-21 11:55:05 -07:00
2015-07-20 11:11:22 -07:00
2015-07-20 11:11:33 -07:00
2015-04-10 14:44:43 -07:00
2015-07-20 10:53:00 -07:00
2015-07-20 11:11:35 -07:00
2015-07-20 10:53:04 -07:00
2015-07-20 10:53:05 -07:00
2015-05-06 11:58:57 +01:00
2015-06-20 13:29:48 -07:00