d14ca1f8d3
Future features may need to be applied at a different time during boot, so allow defining stages for alternatives and handling them differently depending on the stage. Also make the alternatives-location more flexible so that future stages may provide their own location. Signed-off-by: Heiko Stuebner <heiko@sntech.de> Reviewed-by: Philipp Tomsich <philipp.tomsich@vrull.eu> Link: https://lore.kernel.org/r/20220511192921.2223629-3-heiko@sntech.de Signed-off-by: Palmer Dabbelt <palmer@rivosinc.com>
84 lines
2.0 KiB
C
84 lines
2.0 KiB
C
// SPDX-License-Identifier: GPL-2.0-only
|
|
/*
|
|
* alternative runtime patching
|
|
* inspired by the ARM64 and x86 version
|
|
*
|
|
* Copyright (C) 2021 Sifive.
|
|
*/
|
|
|
|
#include <linux/init.h>
|
|
#include <linux/cpu.h>
|
|
#include <linux/uaccess.h>
|
|
#include <asm/alternative.h>
|
|
#include <asm/sections.h>
|
|
#include <asm/vendorid_list.h>
|
|
#include <asm/sbi.h>
|
|
#include <asm/csr.h>
|
|
|
|
static struct cpu_manufacturer_info_t {
|
|
unsigned long vendor_id;
|
|
unsigned long arch_id;
|
|
unsigned long imp_id;
|
|
} cpu_mfr_info;
|
|
|
|
static void (*vendor_patch_func)(struct alt_entry *begin, struct alt_entry *end,
|
|
unsigned long archid, unsigned long impid,
|
|
unsigned int stage) __initdata;
|
|
|
|
static inline void __init riscv_fill_cpu_mfr_info(void)
|
|
{
|
|
#ifdef CONFIG_RISCV_M_MODE
|
|
cpu_mfr_info.vendor_id = csr_read(CSR_MVENDORID);
|
|
cpu_mfr_info.arch_id = csr_read(CSR_MARCHID);
|
|
cpu_mfr_info.imp_id = csr_read(CSR_MIMPID);
|
|
#else
|
|
cpu_mfr_info.vendor_id = sbi_get_mvendorid();
|
|
cpu_mfr_info.arch_id = sbi_get_marchid();
|
|
cpu_mfr_info.imp_id = sbi_get_mimpid();
|
|
#endif
|
|
}
|
|
|
|
static void __init init_alternative(void)
|
|
{
|
|
riscv_fill_cpu_mfr_info();
|
|
|
|
switch (cpu_mfr_info.vendor_id) {
|
|
#ifdef CONFIG_ERRATA_SIFIVE
|
|
case SIFIVE_VENDOR_ID:
|
|
vendor_patch_func = sifive_errata_patch_func;
|
|
break;
|
|
#endif
|
|
default:
|
|
vendor_patch_func = NULL;
|
|
}
|
|
}
|
|
|
|
/*
|
|
* This is called very early in the boot process (directly after we run
|
|
* a feature detect on the boot CPU). No need to worry about other CPUs
|
|
* here.
|
|
*/
|
|
static void __init _apply_alternatives(struct alt_entry *begin,
|
|
struct alt_entry *end,
|
|
unsigned int stage)
|
|
{
|
|
if (!vendor_patch_func)
|
|
return;
|
|
|
|
vendor_patch_func(begin, end,
|
|
cpu_mfr_info.arch_id, cpu_mfr_info.imp_id,
|
|
stage);
|
|
}
|
|
|
|
void __init apply_boot_alternatives(void)
|
|
{
|
|
/* If called on non-boot cpu things could go wrong */
|
|
WARN_ON(smp_processor_id() != 0);
|
|
|
|
init_alternative();
|
|
|
|
_apply_alternatives((struct alt_entry *)__alt_start,
|
|
(struct alt_entry *)__alt_end,
|
|
RISCV_ALTERNATIVES_BOOT);
|
|
}
|