d1ea4239a1
This adds a bunch of new pixel clock- and tmds rates to the pre-pll table which are required to get more VESA and some DMT rates working. It has been completely re-calculated to match the min- and max-vco of (750 MHz - 3.2 GHz) requirements. If more than one configuration would have been possible the lowest fbdiv and refdiv (and therefore lowest vco rate) has been preferred. It's important to note, that RK3228 version of the phy does not support fractional dividers. To support the most possible rates for this version also in both 8-bit and 10-bit variant, some rates are not exact. The maximum deviation of the pixel clock is 0.26, which perfectly fits into VESA DMT recommendation of 0.5%. I tested all possible rates on several screens from different manufacturers with both RK3228 and RK3328. Both pre- and post-PLL locking are slighlty faster now. Signed-off-by: Alex Bee <knaerzche@gmail.com> Signed-off-by: Jonas Karlman <jonas@kwiboo.se> Link: https://lore.kernel.org/r/20230615171005.2251032-7-jonas@kwiboo.se Signed-off-by: Vinod Koul <vkoul@kernel.org> |
||
|---|---|---|
| .. | ||
| Kconfig | ||
| Makefile | ||
| phy-rockchip-dp.c | ||
| phy-rockchip-dphy-rx0.c | ||
| phy-rockchip-emmc.c | ||
| phy-rockchip-inno-csidphy.c | ||
| phy-rockchip-inno-dsidphy.c | ||
| phy-rockchip-inno-hdmi.c | ||
| phy-rockchip-inno-usb2.c | ||
| phy-rockchip-naneng-combphy.c | ||
| phy-rockchip-pcie.c | ||
| phy-rockchip-snps-pcie3.c | ||
| phy-rockchip-typec.c | ||
| phy-rockchip-usb.c | ||