cd99b9eb4b
- Work from Carlos Bilbao to integrate rustdoc output into the generated
HTML documentation. This took some work to figure out how to do it
without slowing the docs build and without creating people who don't have
Rust installed, but Carlos got there.
- Move the loongarch and mips architecture documentation under
Documentation/arch/.
- Some more maintainer documentation from Jakub
...plus the usual assortment of updates, translations, and fixes.
-----BEGIN PGP SIGNATURE-----
iQFDBAABCAAtFiEEIw+MvkEiF49krdp9F0NaE2wMflgFAmTvqNkPHGNvcmJldEBs
d24ubmV0AAoJEBdDWhNsDH5YgIgH/3drfLtlFtzLqDOzrzDXS8yGnE3pPdxw796b
/ZFzAK16wYKaKevYoIz8bVGGKaE1sEUW0mhlq4KGdfZuxLG8YnWS8URyCW4FDU2E
6qNL+8oJ8LZfID46f9Q8ZgfEz7yF/mhCqPk7MEswYtwbscs2ZTGCTGYB/5BHlBuT
LR+M89uLmHgr8S1o24v30OgiX+VvQFyu0xoxIhbiqUZvBd/XdfX2pgYd9BGzMj5q
C2ZP+V14g36c5pV0EO9TwhCXOF/WVrp7DbjbfWAsqBSLxvpXPydH2q1DUzGeQtP1
exujrBD1O8q3pPdaNA5R+h6cWlHmUZug9mE4BRLp9ErGrozwJsQ=
=C3Uv
-----END PGP SIGNATURE-----
Merge tag 'docs-6.6' of git://git.lwn.net/linux
Pull documentation updates from Jonathan Corbet:
"Documentation work keeps chugging along; this includes:
- Work from Carlos Bilbao to integrate rustdoc output into the
generated HTML documentation. This took some work to figure out how
to do it without slowing the docs build and without creating people
who don't have Rust installed, but Carlos got there
- Move the loongarch and mips architecture documentation under
Documentation/arch/
- Some more maintainer documentation from Jakub
... plus the usual assortment of updates, translations, and fixes"
* tag 'docs-6.6' of git://git.lwn.net/linux: (56 commits)
Docu: genericirq.rst: fix irq-example
input: docs: pxrc: remove reference to phoenix-sim
Documentation: serial-console: Fix literal block marker
docs/mm: remove references to hmm_mirror ops and clean typos
docs/zh_CN: correct regi_chg(),regi_add() to region_chg(),region_add()
Documentation: Fix typos
Documentation/ABI: Fix typos
scripts: kernel-doc: fix macro handling in enums
scripts: kernel-doc: parse DEFINE_DMA_UNMAP_[ADDR|LEN]
Documentation: riscv: Update boot image header since EFI stub is supported
Documentation: riscv: Add early boot document
Documentation: arm: Add bootargs to the table of added DT parameters
docs: kernel-parameters: Refer to the correct bitmap function
doc: update params of memhp_default_state=
docs: Add book to process/kernel-docs.rst
docs: sparse: fix invalid link addresses
docs: vfs: clean up after the iterate() removal
docs: Add a section on surveys to the researcher guidelines
docs: move mips under arch
docs: move loongarch under arch
...
683 lines
16 KiB
Plaintext
683 lines
16 KiB
Plaintext
# SPDX-License-Identifier: GPL-2.0-only
|
|
menu "IRQ chip support"
|
|
|
|
config IRQCHIP
|
|
def_bool y
|
|
depends on (OF_IRQ || ACPI_GENERIC_GSI)
|
|
|
|
config ARM_GIC
|
|
bool
|
|
depends on OF
|
|
select IRQ_DOMAIN_HIERARCHY
|
|
select GENERIC_IRQ_EFFECTIVE_AFF_MASK if SMP
|
|
|
|
config ARM_GIC_PM
|
|
bool
|
|
depends on PM
|
|
select ARM_GIC
|
|
|
|
config ARM_GIC_MAX_NR
|
|
int
|
|
depends on ARM_GIC
|
|
default 2 if ARCH_REALVIEW
|
|
default 1
|
|
|
|
config ARM_GIC_V2M
|
|
bool
|
|
depends on PCI
|
|
select ARM_GIC
|
|
select PCI_MSI
|
|
|
|
config GIC_NON_BANKED
|
|
bool
|
|
|
|
config ARM_GIC_V3
|
|
bool
|
|
select IRQ_DOMAIN_HIERARCHY
|
|
select PARTITION_PERCPU
|
|
select GENERIC_IRQ_EFFECTIVE_AFF_MASK if SMP
|
|
select HAVE_ARM_SMCCC_DISCOVERY
|
|
|
|
config ARM_GIC_V3_ITS
|
|
bool
|
|
select GENERIC_MSI_IRQ
|
|
default ARM_GIC_V3
|
|
|
|
config ARM_GIC_V3_ITS_PCI
|
|
bool
|
|
depends on ARM_GIC_V3_ITS
|
|
depends on PCI
|
|
depends on PCI_MSI
|
|
default ARM_GIC_V3_ITS
|
|
|
|
config ARM_GIC_V3_ITS_FSL_MC
|
|
bool
|
|
depends on ARM_GIC_V3_ITS
|
|
depends on FSL_MC_BUS
|
|
default ARM_GIC_V3_ITS
|
|
|
|
config ARM_NVIC
|
|
bool
|
|
select IRQ_DOMAIN_HIERARCHY
|
|
select GENERIC_IRQ_CHIP
|
|
|
|
config ARM_VIC
|
|
bool
|
|
select IRQ_DOMAIN
|
|
|
|
config ARM_VIC_NR
|
|
int
|
|
default 4 if ARCH_S5PV210
|
|
default 2
|
|
depends on ARM_VIC
|
|
help
|
|
The maximum number of VICs available in the system, for
|
|
power management.
|
|
|
|
config ARMADA_370_XP_IRQ
|
|
bool
|
|
select GENERIC_IRQ_CHIP
|
|
select PCI_MSI if PCI
|
|
select GENERIC_IRQ_EFFECTIVE_AFF_MASK if SMP
|
|
|
|
config ALPINE_MSI
|
|
bool
|
|
depends on PCI
|
|
select PCI_MSI
|
|
select GENERIC_IRQ_CHIP
|
|
|
|
config AL_FIC
|
|
bool "Amazon's Annapurna Labs Fabric Interrupt Controller"
|
|
depends on OF
|
|
depends on HAS_IOMEM
|
|
select GENERIC_IRQ_CHIP
|
|
select IRQ_DOMAIN
|
|
help
|
|
Support Amazon's Annapurna Labs Fabric Interrupt Controller.
|
|
|
|
config ATMEL_AIC_IRQ
|
|
bool
|
|
select GENERIC_IRQ_CHIP
|
|
select IRQ_DOMAIN
|
|
select SPARSE_IRQ
|
|
|
|
config ATMEL_AIC5_IRQ
|
|
bool
|
|
select GENERIC_IRQ_CHIP
|
|
select IRQ_DOMAIN
|
|
select SPARSE_IRQ
|
|
|
|
config I8259
|
|
bool
|
|
select IRQ_DOMAIN
|
|
|
|
config BCM6345_L1_IRQ
|
|
bool
|
|
select GENERIC_IRQ_CHIP
|
|
select IRQ_DOMAIN
|
|
select GENERIC_IRQ_EFFECTIVE_AFF_MASK if SMP
|
|
|
|
config BCM7038_L1_IRQ
|
|
tristate "Broadcom STB 7038-style L1/L2 interrupt controller driver"
|
|
depends on ARCH_BRCMSTB || BMIPS_GENERIC
|
|
default ARCH_BRCMSTB || BMIPS_GENERIC
|
|
select GENERIC_IRQ_CHIP
|
|
select IRQ_DOMAIN
|
|
select GENERIC_IRQ_EFFECTIVE_AFF_MASK if SMP
|
|
|
|
config BCM7120_L2_IRQ
|
|
tristate "Broadcom STB 7120-style L2 interrupt controller driver"
|
|
depends on ARCH_BRCMSTB || BMIPS_GENERIC
|
|
default ARCH_BRCMSTB || BMIPS_GENERIC
|
|
select GENERIC_IRQ_CHIP
|
|
select IRQ_DOMAIN
|
|
|
|
config BRCMSTB_L2_IRQ
|
|
tristate "Broadcom STB generic L2 interrupt controller driver"
|
|
depends on ARCH_BCM2835 || ARCH_BRCMSTB || BMIPS_GENERIC
|
|
default ARCH_BCM2835 || ARCH_BRCMSTB || BMIPS_GENERIC
|
|
select GENERIC_IRQ_CHIP
|
|
select IRQ_DOMAIN
|
|
|
|
config DAVINCI_CP_INTC
|
|
bool
|
|
select GENERIC_IRQ_CHIP
|
|
select IRQ_DOMAIN
|
|
|
|
config DW_APB_ICTL
|
|
bool
|
|
select GENERIC_IRQ_CHIP
|
|
select IRQ_DOMAIN_HIERARCHY
|
|
|
|
config FARADAY_FTINTC010
|
|
bool
|
|
select IRQ_DOMAIN
|
|
select SPARSE_IRQ
|
|
|
|
config HISILICON_IRQ_MBIGEN
|
|
bool
|
|
select ARM_GIC_V3
|
|
select ARM_GIC_V3_ITS
|
|
|
|
config IMGPDC_IRQ
|
|
bool
|
|
select GENERIC_IRQ_CHIP
|
|
select IRQ_DOMAIN
|
|
|
|
config IXP4XX_IRQ
|
|
bool
|
|
select IRQ_DOMAIN
|
|
select SPARSE_IRQ
|
|
|
|
config MADERA_IRQ
|
|
tristate
|
|
|
|
config IRQ_MIPS_CPU
|
|
bool
|
|
select GENERIC_IRQ_CHIP
|
|
select GENERIC_IRQ_IPI if SMP && SYS_SUPPORTS_MULTITHREADING
|
|
select IRQ_DOMAIN
|
|
select GENERIC_IRQ_EFFECTIVE_AFF_MASK if SMP
|
|
|
|
config CLPS711X_IRQCHIP
|
|
bool
|
|
depends on ARCH_CLPS711X
|
|
select IRQ_DOMAIN
|
|
select SPARSE_IRQ
|
|
default y
|
|
|
|
config OMPIC
|
|
bool
|
|
|
|
config OR1K_PIC
|
|
bool
|
|
select IRQ_DOMAIN
|
|
|
|
config OMAP_IRQCHIP
|
|
bool
|
|
select GENERIC_IRQ_CHIP
|
|
select IRQ_DOMAIN
|
|
|
|
config ORION_IRQCHIP
|
|
bool
|
|
select IRQ_DOMAIN
|
|
|
|
config PIC32_EVIC
|
|
bool
|
|
select GENERIC_IRQ_CHIP
|
|
select IRQ_DOMAIN
|
|
|
|
config JCORE_AIC
|
|
bool "J-Core integrated AIC" if COMPILE_TEST
|
|
depends on OF
|
|
select IRQ_DOMAIN
|
|
help
|
|
Support for the J-Core integrated AIC.
|
|
|
|
config RDA_INTC
|
|
bool
|
|
select IRQ_DOMAIN
|
|
|
|
config RENESAS_INTC_IRQPIN
|
|
bool "Renesas INTC External IRQ Pin Support" if COMPILE_TEST
|
|
select IRQ_DOMAIN
|
|
help
|
|
Enable support for the Renesas Interrupt Controller for external
|
|
interrupt pins, as found on SH/R-Mobile and R-Car Gen1 SoCs.
|
|
|
|
config RENESAS_IRQC
|
|
bool "Renesas R-Mobile APE6, R-Car Gen{2,3} and RZ/G{1,2} IRQC support" if COMPILE_TEST
|
|
select GENERIC_IRQ_CHIP
|
|
select IRQ_DOMAIN
|
|
help
|
|
Enable support for the Renesas Interrupt Controller for external
|
|
devices, as found on R-Mobile APE6, R-Car Gen{2,3} and RZ/G{1,2} SoCs.
|
|
|
|
config RENESAS_RZA1_IRQC
|
|
bool "Renesas RZ/A1 IRQC support" if COMPILE_TEST
|
|
select IRQ_DOMAIN_HIERARCHY
|
|
help
|
|
Enable support for the Renesas RZ/A1 Interrupt Controller, to use up
|
|
to 8 external interrupts with configurable sense select.
|
|
|
|
config RENESAS_RZG2L_IRQC
|
|
bool "Renesas RZ/G2L (and alike SoC) IRQC support" if COMPILE_TEST
|
|
select GENERIC_IRQ_CHIP
|
|
select IRQ_DOMAIN_HIERARCHY
|
|
help
|
|
Enable support for the Renesas RZ/G2L (and alike SoC) Interrupt Controller
|
|
for external devices.
|
|
|
|
config SL28CPLD_INTC
|
|
bool "Kontron sl28cpld IRQ controller"
|
|
depends on MFD_SL28CPLD=y || COMPILE_TEST
|
|
select REGMAP_IRQ
|
|
help
|
|
Interrupt controller driver for the board management controller
|
|
found on the Kontron sl28 CPLD.
|
|
|
|
config ST_IRQCHIP
|
|
bool
|
|
select REGMAP
|
|
select MFD_SYSCON
|
|
help
|
|
Enables SysCfg Controlled IRQs on STi based platforms.
|
|
|
|
config SUN4I_INTC
|
|
bool
|
|
|
|
config SUN6I_R_INTC
|
|
bool
|
|
select IRQ_DOMAIN_HIERARCHY
|
|
select IRQ_FASTEOI_HIERARCHY_HANDLERS
|
|
|
|
config SUNXI_NMI_INTC
|
|
bool
|
|
select GENERIC_IRQ_CHIP
|
|
|
|
config TB10X_IRQC
|
|
bool
|
|
select IRQ_DOMAIN
|
|
select GENERIC_IRQ_CHIP
|
|
|
|
config TS4800_IRQ
|
|
tristate "TS-4800 IRQ controller"
|
|
select IRQ_DOMAIN
|
|
depends on HAS_IOMEM
|
|
depends on SOC_IMX51 || COMPILE_TEST
|
|
help
|
|
Support for the TS-4800 FPGA IRQ controller
|
|
|
|
config VERSATILE_FPGA_IRQ
|
|
bool
|
|
select IRQ_DOMAIN
|
|
|
|
config VERSATILE_FPGA_IRQ_NR
|
|
int
|
|
default 4
|
|
depends on VERSATILE_FPGA_IRQ
|
|
|
|
config XTENSA_MX
|
|
bool
|
|
select IRQ_DOMAIN
|
|
select GENERIC_IRQ_EFFECTIVE_AFF_MASK if SMP
|
|
|
|
config XILINX_INTC
|
|
bool "Xilinx Interrupt Controller IP"
|
|
depends on OF_ADDRESS
|
|
select IRQ_DOMAIN
|
|
help
|
|
Support for the Xilinx Interrupt Controller IP core.
|
|
This is used as a primary controller with MicroBlaze and can also
|
|
be used as a secondary chained controller on other platforms.
|
|
|
|
config IRQ_CROSSBAR
|
|
bool
|
|
help
|
|
Support for a CROSSBAR ip that precedes the main interrupt controller.
|
|
The primary irqchip invokes the crossbar's callback which inturn allocates
|
|
a free irq and configures the IP. Thus the peripheral interrupts are
|
|
routed to one of the free irqchip interrupt lines.
|
|
|
|
config KEYSTONE_IRQ
|
|
tristate "Keystone 2 IRQ controller IP"
|
|
depends on ARCH_KEYSTONE
|
|
help
|
|
Support for Texas Instruments Keystone 2 IRQ controller IP which
|
|
is part of the Keystone 2 IPC mechanism
|
|
|
|
config MIPS_GIC
|
|
bool
|
|
select GENERIC_IRQ_IPI if SMP
|
|
select IRQ_DOMAIN_HIERARCHY
|
|
select MIPS_CM
|
|
|
|
config INGENIC_IRQ
|
|
bool
|
|
depends on MACH_INGENIC
|
|
default y
|
|
|
|
config INGENIC_TCU_IRQ
|
|
bool "Ingenic JZ47xx TCU interrupt controller"
|
|
default MACH_INGENIC
|
|
depends on MIPS || COMPILE_TEST
|
|
select MFD_SYSCON
|
|
select GENERIC_IRQ_CHIP
|
|
help
|
|
Support for interrupts in the Timer/Counter Unit (TCU) of the Ingenic
|
|
JZ47xx SoCs.
|
|
|
|
If unsure, say N.
|
|
|
|
config IMX_GPCV2
|
|
bool
|
|
select IRQ_DOMAIN
|
|
help
|
|
Enables the wakeup IRQs for IMX platforms with GPCv2 block
|
|
|
|
config IRQ_MXS
|
|
def_bool y if MACH_ASM9260 || ARCH_MXS
|
|
select IRQ_DOMAIN
|
|
select STMP_DEVICE
|
|
|
|
config MSCC_OCELOT_IRQ
|
|
bool
|
|
select IRQ_DOMAIN
|
|
select GENERIC_IRQ_CHIP
|
|
|
|
config MVEBU_GICP
|
|
bool
|
|
|
|
config MVEBU_ICU
|
|
bool
|
|
|
|
config MVEBU_ODMI
|
|
bool
|
|
select GENERIC_MSI_IRQ
|
|
|
|
config MVEBU_PIC
|
|
bool
|
|
|
|
config MVEBU_SEI
|
|
bool
|
|
|
|
config LS_EXTIRQ
|
|
def_bool y if SOC_LS1021A || ARCH_LAYERSCAPE
|
|
select MFD_SYSCON
|
|
|
|
config LS_SCFG_MSI
|
|
def_bool y if SOC_LS1021A || ARCH_LAYERSCAPE
|
|
depends on PCI_MSI
|
|
|
|
config PARTITION_PERCPU
|
|
bool
|
|
|
|
config STM32_EXTI
|
|
bool
|
|
select IRQ_DOMAIN
|
|
select GENERIC_IRQ_CHIP
|
|
|
|
config QCOM_IRQ_COMBINER
|
|
bool "QCOM IRQ combiner support"
|
|
depends on ARCH_QCOM && ACPI
|
|
select IRQ_DOMAIN_HIERARCHY
|
|
help
|
|
Say yes here to add support for the IRQ combiner devices embedded
|
|
in Qualcomm Technologies chips.
|
|
|
|
config IRQ_UNIPHIER_AIDET
|
|
bool "UniPhier AIDET support" if COMPILE_TEST
|
|
depends on ARCH_UNIPHIER || COMPILE_TEST
|
|
default ARCH_UNIPHIER
|
|
select IRQ_DOMAIN_HIERARCHY
|
|
help
|
|
Support for the UniPhier AIDET (ARM Interrupt Detector).
|
|
|
|
config MESON_IRQ_GPIO
|
|
tristate "Meson GPIO Interrupt Multiplexer"
|
|
depends on ARCH_MESON || COMPILE_TEST
|
|
default ARCH_MESON
|
|
select IRQ_DOMAIN_HIERARCHY
|
|
help
|
|
Support Meson SoC Family GPIO Interrupt Multiplexer
|
|
|
|
config GOLDFISH_PIC
|
|
bool "Goldfish programmable interrupt controller"
|
|
depends on MIPS && (GOLDFISH || COMPILE_TEST)
|
|
select GENERIC_IRQ_CHIP
|
|
select IRQ_DOMAIN
|
|
help
|
|
Say yes here to enable Goldfish interrupt controller driver used
|
|
for Goldfish based virtual platforms.
|
|
|
|
config QCOM_PDC
|
|
tristate "QCOM PDC"
|
|
depends on ARCH_QCOM
|
|
select IRQ_DOMAIN_HIERARCHY
|
|
help
|
|
Power Domain Controller driver to manage and configure wakeup
|
|
IRQs for Qualcomm Technologies Inc (QTI) mobile chips.
|
|
|
|
config QCOM_MPM
|
|
tristate "QCOM MPM"
|
|
depends on ARCH_QCOM
|
|
depends on MAILBOX
|
|
select IRQ_DOMAIN_HIERARCHY
|
|
help
|
|
MSM Power Manager driver to manage and configure wakeup
|
|
IRQs for Qualcomm Technologies Inc (QTI) mobile chips.
|
|
|
|
config CSKY_MPINTC
|
|
bool
|
|
depends on CSKY
|
|
help
|
|
Say yes here to enable C-SKY SMP interrupt controller driver used
|
|
for C-SKY SMP system.
|
|
In fact it's not mmio map in hardware and it uses ld/st to visit the
|
|
controller's register inside CPU.
|
|
|
|
config CSKY_APB_INTC
|
|
bool "C-SKY APB Interrupt Controller"
|
|
depends on CSKY
|
|
help
|
|
Say yes here to enable C-SKY APB interrupt controller driver used
|
|
by C-SKY single core SOC system. It uses mmio map apb-bus to visit
|
|
the controller's register.
|
|
|
|
config IMX_IRQSTEER
|
|
bool "i.MX IRQSTEER support"
|
|
depends on ARCH_MXC || COMPILE_TEST
|
|
default ARCH_MXC
|
|
select IRQ_DOMAIN
|
|
help
|
|
Support for the i.MX IRQSTEER interrupt multiplexer/remapper.
|
|
|
|
config IMX_INTMUX
|
|
bool "i.MX INTMUX support" if COMPILE_TEST
|
|
default y if ARCH_MXC
|
|
select IRQ_DOMAIN
|
|
help
|
|
Support for the i.MX INTMUX interrupt multiplexer.
|
|
|
|
config IMX_MU_MSI
|
|
tristate "i.MX MU used as MSI controller"
|
|
depends on OF && HAS_IOMEM
|
|
depends on ARCH_MXC || COMPILE_TEST
|
|
default m if ARCH_MXC
|
|
select IRQ_DOMAIN
|
|
select IRQ_DOMAIN_HIERARCHY
|
|
select GENERIC_MSI_IRQ
|
|
help
|
|
Provide a driver for the i.MX Messaging Unit block used as a
|
|
CPU-to-CPU MSI controller. This requires a specially crafted DT
|
|
to make use of this driver.
|
|
|
|
If unsure, say N
|
|
|
|
config LS1X_IRQ
|
|
bool "Loongson-1 Interrupt Controller"
|
|
depends on MACH_LOONGSON32
|
|
default y
|
|
select IRQ_DOMAIN
|
|
select GENERIC_IRQ_CHIP
|
|
help
|
|
Support for the Loongson-1 platform Interrupt Controller.
|
|
|
|
config TI_SCI_INTR_IRQCHIP
|
|
bool
|
|
depends on TI_SCI_PROTOCOL
|
|
select IRQ_DOMAIN_HIERARCHY
|
|
help
|
|
This enables the irqchip driver support for K3 Interrupt router
|
|
over TI System Control Interface available on some new TI's SoCs.
|
|
If you wish to use interrupt router irq resources managed by the
|
|
TI System Controller, say Y here. Otherwise, say N.
|
|
|
|
config TI_SCI_INTA_IRQCHIP
|
|
bool
|
|
depends on TI_SCI_PROTOCOL
|
|
select IRQ_DOMAIN_HIERARCHY
|
|
select TI_SCI_INTA_MSI_DOMAIN
|
|
help
|
|
This enables the irqchip driver support for K3 Interrupt aggregator
|
|
over TI System Control Interface available on some new TI's SoCs.
|
|
If you wish to use interrupt aggregator irq resources managed by the
|
|
TI System Controller, say Y here. Otherwise, say N.
|
|
|
|
config TI_PRUSS_INTC
|
|
tristate
|
|
depends on TI_PRUSS
|
|
default TI_PRUSS
|
|
select IRQ_DOMAIN
|
|
help
|
|
This enables support for the PRU-ICSS Local Interrupt Controller
|
|
present within a PRU-ICSS subsystem present on various TI SoCs.
|
|
The PRUSS INTC enables various interrupts to be routed to multiple
|
|
different processors within the SoC.
|
|
|
|
config RISCV_INTC
|
|
bool
|
|
depends on RISCV
|
|
select IRQ_DOMAIN_HIERARCHY
|
|
|
|
config SIFIVE_PLIC
|
|
bool
|
|
depends on RISCV
|
|
select IRQ_DOMAIN_HIERARCHY
|
|
select GENERIC_IRQ_EFFECTIVE_AFF_MASK if SMP
|
|
|
|
config EXYNOS_IRQ_COMBINER
|
|
bool "Samsung Exynos IRQ combiner support" if COMPILE_TEST
|
|
depends on (ARCH_EXYNOS && ARM) || COMPILE_TEST
|
|
help
|
|
Say yes here to add support for the IRQ combiner devices embedded
|
|
in Samsung Exynos chips.
|
|
|
|
config IRQ_LOONGARCH_CPU
|
|
bool
|
|
select GENERIC_IRQ_CHIP
|
|
select IRQ_DOMAIN
|
|
select GENERIC_IRQ_EFFECTIVE_AFF_MASK
|
|
select LOONGSON_HTVEC
|
|
select LOONGSON_LIOINTC
|
|
select LOONGSON_EIOINTC
|
|
select LOONGSON_PCH_PIC
|
|
select LOONGSON_PCH_MSI
|
|
select LOONGSON_PCH_LPC
|
|
help
|
|
Support for the LoongArch CPU Interrupt Controller. For details of
|
|
irq chip hierarchy on LoongArch platforms please read the document
|
|
Documentation/arch/loongarch/irq-chip-model.rst.
|
|
|
|
config LOONGSON_LIOINTC
|
|
bool "Loongson Local I/O Interrupt Controller"
|
|
depends on MACH_LOONGSON64
|
|
default y
|
|
select IRQ_DOMAIN
|
|
select GENERIC_IRQ_CHIP
|
|
help
|
|
Support for the Loongson Local I/O Interrupt Controller.
|
|
|
|
config LOONGSON_EIOINTC
|
|
bool "Loongson Extend I/O Interrupt Controller"
|
|
depends on LOONGARCH
|
|
depends on MACH_LOONGSON64
|
|
default MACH_LOONGSON64
|
|
select IRQ_DOMAIN_HIERARCHY
|
|
select GENERIC_IRQ_CHIP
|
|
help
|
|
Support for the Loongson3 Extend I/O Interrupt Vector Controller.
|
|
|
|
config LOONGSON_HTPIC
|
|
bool "Loongson3 HyperTransport PIC Controller"
|
|
depends on MACH_LOONGSON64 && MIPS
|
|
default y
|
|
select IRQ_DOMAIN
|
|
select GENERIC_IRQ_CHIP
|
|
help
|
|
Support for the Loongson-3 HyperTransport PIC Controller.
|
|
|
|
config LOONGSON_HTVEC
|
|
bool "Loongson HyperTransport Interrupt Vector Controller"
|
|
depends on MACH_LOONGSON64
|
|
default MACH_LOONGSON64
|
|
select IRQ_DOMAIN_HIERARCHY
|
|
help
|
|
Support for the Loongson HyperTransport Interrupt Vector Controller.
|
|
|
|
config LOONGSON_PCH_PIC
|
|
bool "Loongson PCH PIC Controller"
|
|
depends on MACH_LOONGSON64
|
|
default MACH_LOONGSON64
|
|
select IRQ_DOMAIN_HIERARCHY
|
|
select IRQ_FASTEOI_HIERARCHY_HANDLERS
|
|
help
|
|
Support for the Loongson PCH PIC Controller.
|
|
|
|
config LOONGSON_PCH_MSI
|
|
bool "Loongson PCH MSI Controller"
|
|
depends on MACH_LOONGSON64
|
|
depends on PCI
|
|
default MACH_LOONGSON64
|
|
select IRQ_DOMAIN_HIERARCHY
|
|
select PCI_MSI
|
|
help
|
|
Support for the Loongson PCH MSI Controller.
|
|
|
|
config LOONGSON_PCH_LPC
|
|
bool "Loongson PCH LPC Controller"
|
|
depends on LOONGARCH
|
|
depends on MACH_LOONGSON64
|
|
default MACH_LOONGSON64
|
|
select IRQ_DOMAIN_HIERARCHY
|
|
help
|
|
Support for the Loongson PCH LPC Controller.
|
|
|
|
config MST_IRQ
|
|
bool "MStar Interrupt Controller"
|
|
depends on ARCH_MEDIATEK || ARCH_MSTARV7 || COMPILE_TEST
|
|
default ARCH_MEDIATEK
|
|
select IRQ_DOMAIN
|
|
select IRQ_DOMAIN_HIERARCHY
|
|
help
|
|
Support MStar Interrupt Controller.
|
|
|
|
config WPCM450_AIC
|
|
bool "Nuvoton WPCM450 Advanced Interrupt Controller"
|
|
depends on ARCH_WPCM450
|
|
help
|
|
Support for the interrupt controller in the Nuvoton WPCM450 BMC SoC.
|
|
|
|
config IRQ_IDT3243X
|
|
bool
|
|
select GENERIC_IRQ_CHIP
|
|
select IRQ_DOMAIN
|
|
|
|
config APPLE_AIC
|
|
bool "Apple Interrupt Controller (AIC)"
|
|
depends on ARM64
|
|
depends on ARCH_APPLE || COMPILE_TEST
|
|
select GENERIC_IRQ_IPI_MUX
|
|
help
|
|
Support for the Apple Interrupt Controller found on Apple Silicon SoCs,
|
|
such as the M1.
|
|
|
|
config MCHP_EIC
|
|
bool "Microchip External Interrupt Controller"
|
|
depends on ARCH_AT91 || COMPILE_TEST
|
|
select IRQ_DOMAIN
|
|
select IRQ_DOMAIN_HIERARCHY
|
|
help
|
|
Support for Microchip External Interrupt Controller.
|
|
|
|
config SUNPLUS_SP7021_INTC
|
|
bool "Sunplus SP7021 interrupt controller" if COMPILE_TEST
|
|
default SOC_SP7021
|
|
help
|
|
Support for the Sunplus SP7021 Interrupt Controller IP core.
|
|
SP7021 SoC has 2 Chips: C-Chip & P-Chip. This is used as a
|
|
chained controller, routing all interrupt source in P-Chip to
|
|
the primary controller on C-Chip.
|
|
|
|
endmenu
|