linux/Documentation
Stephen Boyd 3fa2252b7a clk: Add set_rate_and_parent() op
Some of Qualcomm's clocks can change their parent and rate at the
same time with a single register write. Add support for this
hardware to the common clock framework by adding a new
set_rate_and_parent() op. When the clock framework determines
that both the parent and the rate are going to change during
clk_set_rate() it will call the .set_rate_and_parent() op if
available and fall back to calling .set_parent() followed by
.set_rate() otherwise.

Reviewed-by: James Hogan <james.hogan@imgtec.com>
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
Signed-off-by: Mike Turquette <mturquette@linaro.org>
2014-01-16 12:00:57 -08:00
..
2013-11-12 15:01:39 +09:00
2013-04-02 09:39:55 -07:00
2013-10-17 21:18:32 +02:00
2013-07-24 22:06:34 -07:00
2013-01-10 01:27:46 +01:00
2013-07-25 12:34:15 +02:00
2013-09-15 17:41:30 -04:00
2013-10-16 13:35:02 -07:00
2014-01-16 12:00:57 -08:00
2013-11-14 11:04:40 -08:00
2013-09-25 12:34:32 +01:00
2013-04-16 18:47:19 +09:00
2012-12-05 23:52:10 +00:00
2013-10-24 10:51:33 +02:00
2013-09-05 16:36:21 -06:00