Zhong Kaihua d33fb1b9f0 clk: hi3660: fix incorrect uart3 clock freqency
UART3 clock rate is doubled in previous commit.

This error is not detected until recently a mezzanine board which makes
real use of uart3 port (through LS connector of 96boards) was setup
and tested on hi3660-hikey960 board.

This patch changes clock source rate of clk_factor_uart3 to 100000000.

Signed-off-by: Zhong Kaihua <zhongkaihua@huawei.com>
Signed-off-by: Guodong Xu <guodong.xu@linaro.org>
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
2017-11-14 09:48:59 -08:00
..
2017-07-17 18:31:06 -07:00
2017-06-19 17:14:11 -07:00
2016-03-02 17:44:59 -08:00
2016-12-15 15:39:02 -08:00
2017-08-23 15:39:58 -07:00
2017-08-23 15:30:29 -07:00
2016-04-15 16:50:04 -07:00
2017-08-30 22:27:49 -07:00
2017-08-30 22:30:30 -07:00
2016-03-02 17:48:26 -08:00
2017-06-02 15:37:45 -07:00
2017-08-30 22:29:11 -07:00
2016-10-23 10:18:45 -07:00
2017-09-01 16:00:54 -07:00