Sergei Shtylyov d44a65f7bb pata_hpt37x: actually clock HPT374 with 50 MHz DPLL (take 2)
The DPLL tuning code always set up it for 66 MHz due to wrong UltraDMA mask
including mode 5 used to check for the necessity of 66 MHz clocking -- this
caused 66 MHz clock to be used for HPT374 chip that does not tolerate it.
While fixing this, also remove PLL mode from the TODO list -- I don't think
it's still a relevant item.

Signed-off-by: Sergei Shtylyov <sshtylyov@ru.mvista.com>
Signed-off-by: Jeff Garzik <jeff@garzik.org>
2007-08-15 04:19:07 -04:00
..
2007-07-31 15:39:39 -07:00
2007-07-31 15:39:39 -07:00
2007-07-21 18:37:12 -07:00
2007-07-16 09:05:40 -07:00
2007-07-16 09:05:42 -07:00
2007-07-30 21:14:00 -04:00
2007-08-14 18:37:15 +02:00
2007-08-01 23:46:46 +02:00
2007-07-31 15:39:40 -07:00
2007-08-11 22:34:48 +02:00
2007-08-11 15:47:41 -07:00
2007-07-20 14:25:51 +10:00
2007-07-31 15:39:37 -07:00
2007-07-29 16:53:59 -07:00
2007-07-31 15:39:44 -07:00
2007-08-11 15:47:42 -07:00
2007-07-18 08:38:22 -07:00
2007-07-18 15:57:16 -07:00
2007-07-26 11:11:57 -07:00
2007-07-26 11:35:17 -07:00
2007-07-20 13:39:59 +10:00
2007-07-29 18:58:39 +00:00