Caesar Wang df4fe6f8c7 arm64: dts: rockchip: add reset saradc node for rk3368 SoCs
commit 78ec79bfd59e126e1cb394302bfa531a420b3ecd upstream.

SARADC controller needs to be reset before programming it, otherwise
it will not function properly.

Signed-off-by: Caesar Wang <wxt@rock-chips.com>
Acked-by: Heiko Stuebner <heiko@sntech.de>
Signed-off-by: Jonathan Cameron <jic23@kernel.org>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
2016-09-07 08:32:41 +02:00
..
2015-11-10 10:05:17 -08:00
2015-11-12 15:26:39 -08:00
2016-04-12 09:08:54 -07:00
2015-11-22 11:35:26 +01:00
2015-11-26 22:25:58 +08:00
2016-09-07 08:32:38 +02:00
2015-11-11 09:16:10 -08:00