6c08bd7a6a
Document the CSI-2 block which is part of CRU found in Renesas RZ/G2L (and alike) SoCs. Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com> Reviewed-by: Laurent Pinchart <laurent.pinchart+renesas@ideasonboard.com> Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Signed-off-by: Sakari Ailus <sakari.ailus@linux.intel.com> Signed-off-by: Mauro Carvalho Chehab <mchehab@kernel.org>
150 lines
3.6 KiB
YAML
150 lines
3.6 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
|
|
# Copyright (C) 2022 Renesas Electronics Corp.
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/media/renesas,rzg2l-csi2.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Renesas RZ/G2L (and alike SoC's) MIPI CSI-2 receiver
|
|
|
|
maintainers:
|
|
- Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
|
|
|
|
description:
|
|
The CSI-2 receiver device provides MIPI CSI-2 capabilities for the Renesas RZ/G2L
|
|
(and alike SoCs). MIPI CSI-2 is part of the CRU block which is used in conjunction
|
|
with the Image Processing module, which provides the video capture capabilities.
|
|
|
|
properties:
|
|
compatible:
|
|
items:
|
|
- enum:
|
|
- renesas,r9a07g044-csi2 # RZ/G2{L,LC}
|
|
- renesas,r9a07g054-csi2 # RZ/V2L
|
|
- const: renesas,rzg2l-csi2
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
interrupts:
|
|
maxItems: 1
|
|
|
|
clocks:
|
|
items:
|
|
- description: Internal clock for connecting CRU and MIPI
|
|
- description: CRU Main clock
|
|
- description: CRU Register access clock
|
|
|
|
clock-names:
|
|
items:
|
|
- const: system
|
|
- const: video
|
|
- const: apb
|
|
|
|
power-domains:
|
|
maxItems: 1
|
|
|
|
resets:
|
|
items:
|
|
- description: CRU_PRESETN reset terminal
|
|
- description: CRU_CMN_RSTB reset terminal
|
|
|
|
reset-names:
|
|
items:
|
|
- const: presetn
|
|
- const: cmn-rstb
|
|
|
|
ports:
|
|
$ref: /schemas/graph.yaml#/properties/ports
|
|
|
|
properties:
|
|
port@0:
|
|
$ref: /schemas/graph.yaml#/$defs/port-base
|
|
unevaluatedProperties: false
|
|
description:
|
|
Input port node, single endpoint describing the CSI-2 transmitter.
|
|
|
|
properties:
|
|
endpoint:
|
|
$ref: video-interfaces.yaml#
|
|
unevaluatedProperties: false
|
|
|
|
properties:
|
|
data-lanes:
|
|
minItems: 1
|
|
maxItems: 4
|
|
items:
|
|
maximum: 4
|
|
|
|
required:
|
|
- clock-lanes
|
|
- data-lanes
|
|
|
|
port@1:
|
|
$ref: /schemas/graph.yaml#/properties/port
|
|
description:
|
|
Output port node, Image Processing block connected to the CSI-2 receiver.
|
|
|
|
required:
|
|
- port@0
|
|
- port@1
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- interrupts
|
|
- clocks
|
|
- clock-names
|
|
- power-domains
|
|
- resets
|
|
- reset-names
|
|
- ports
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/clock/r9a07g044-cpg.h>
|
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
|
|
|
csi: csi@10830400 {
|
|
compatible = "renesas,r9a07g044-csi2", "renesas,rzg2l-csi2";
|
|
reg = <0x10830400 0xfc00>;
|
|
interrupts = <GIC_SPI 166 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&cpg CPG_MOD R9A07G044_CRU_SYSCLK>,
|
|
<&cpg CPG_MOD R9A07G044_CRU_VCLK>,
|
|
<&cpg CPG_MOD R9A07G044_CRU_PCLK>;
|
|
clock-names = "system", "video", "apb";
|
|
power-domains = <&cpg>;
|
|
resets = <&cpg R9A07G044_CRU_PRESETN>,
|
|
<&cpg R9A07G044_CRU_CMN_RSTB>;
|
|
reset-names = "presetn", "cmn-rstb";
|
|
|
|
ports {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
port@0 {
|
|
reg = <0>;
|
|
|
|
csi2_in: endpoint {
|
|
clock-lanes = <0>;
|
|
data-lanes = <1 2>;
|
|
remote-endpoint = <&ov5645_ep>;
|
|
};
|
|
};
|
|
|
|
port@1 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
reg = <1>;
|
|
|
|
csi2cru: endpoint@0 {
|
|
reg = <0>;
|
|
remote-endpoint = <&crucsi2>;
|
|
};
|
|
};
|
|
};
|
|
};
|