Paul Mackerras a3df6f7d30 perf_counter/powerpc: Fix cache event codes for POWER7
I had the codes for L1 D-cache load accesses and misses swapped
around, and the wrong codes for LL-cache accesses and misses.
This corrects them.

Reported-by: Corey Ashford <cjashfor@linux.vnet.ibm.com>
Signed-off-by: Paul Mackerras <paulus@samba.org>
Cc: Peter Zijlstra <a.p.zijlstra@chello.nl>
Cc: <stable@kernel.org>
LKML-Reference: <19103.8514.709300.585484@cargo.ozlabs.ibm.com>
Signed-off-by: Ingo Molnar <mingo@elte.hu>
2009-09-03 08:41:53 +02:00
..
2008-12-21 14:21:16 +11:00
2008-12-21 14:21:16 +11:00
2009-05-21 15:44:21 +10:00
2008-06-30 22:31:00 +10:00
2009-06-16 19:47:28 -07:00
2008-05-23 22:43:11 +02:00
2009-06-12 16:53:38 +10:00
2009-06-26 14:37:24 +10:00
2009-07-12 12:22:34 -07:00
2008-12-21 14:21:16 +11:00
2007-10-11 14:36:47 +10:00